Study on the Key Influencing Factors of Single-Event-Upset Sensitivity in 65nm CMOS Sequencing Logic Circuit

Single-event-upset (SEU) sensitivity of sequencing logic circuits (D flip-flops) fabricated in 65-nm bulk CMOS process is investigated as a function of operating pattern, clock frequency, supply voltage and circuit structure by using pulsed laser.