DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS | IEEE Conference Publication | IEEE Xplore