Inter-chip synchronism in dynamically reconfigurable analog circuits for intelligent engineering systems

Though intelligent systems are usually realized by software, some functionality can more efficiently be implemented by hardware. Among hardware fronts, dynamic reconfiguration (DR) and analog are most outstanding. This paper proposes a scheme to coordinate multi-chip circuits to implement intelligence by analog DR.