Partially-depleted SOI technology for digital logic | IEEE Conference Publication | IEEE Xplore