Challenges of TSV backside process integration

New challenges have to be mastered with the introduction of Through Silicon Vias (TSVs) as a key element in 3D integration. This includes also the development and validation of various types of assembly and packaging concepts and methods. The investigations discussed here have been conducted on an interposer for sensor and CMOS devices.