A hybrid multilevel/genetic approach for circuit partitioning | IEEE Conference Publication | IEEE Xplore