Detecting tangled logic structures in VLSI netlists | IEEE Conference Publication | IEEE Xplore