Implementation of the compression function for selected SHA-3 candidates on FPGA | IEEE Conference Publication | IEEE Xplore