40 Gbit/s on-off-keyed system with 5.71 GHz clock recovery circuit using duty cycle division multiplexing | IEEE Conference Publication | IEEE Xplore