Adaptive digital trigger architecture in FPGA | IEEE Conference Publication | IEEE Xplore