Loading [MathJax]/extensions/MathZoom.js
A multi-level parallel simulation approach to electron transport in nano-scale transistors | IEEE Conference Publication | IEEE Xplore

A multi-level parallel simulation approach to electron transport in nano-scale transistors


Abstract:

Physics-based simulation of electron transport in nanoelectronic devices requires the solution of thousands of highly complex equations to obtain the output characteristi...Show More

Abstract:

Physics-based simulation of electron transport in nanoelectronic devices requires the solution of thousands of highly complex equations to obtain the output characteristics of one single input voltage. The only way to obtain a complete set of bias points within a reasonable amount of time is the recourse to supercomputers offering several hundreds to thousands of cores. To profit from the rapidly increasing availability of such machines we have developed a state-of-the-art quantum mechanical transport simulator dedicated to nanodevices and working with four levels of parallelism. Using these four levels we demonstrate that an almost ideal scaling of the walltime up to 32768 processors with a parallel efficiency of 86% is reached in the simulation of realistically extended and gated field-effect transistors. Obtaining the current characteristics of these devices is reduced to some hundreds of seconds instead of days on a small cluster or months on a single CPU.
Date of Conference: 15-21 November 2008
Date Added to IEEE Xplore: 25 August 2009
ISBN Information:

ISSN Information:

Conference Location: Austin, TX, USA

Contact IEEE to Subscribe

References

References is not available for this document.