Simulation of worst case switching noise on a DDR2 interface

This paper describes a new technique to simulate worst case simultaneous switching noise on a DDR2 interface. The paper focuses on how the impedance response of the power distribution network can be used in determining an excitation pattern that results in the worst case switching noise on the interface.