Loading [a11y]/accessibility-menu.js
File system access from reconfigurable FPGA hardware processes in BORPH | IEEE Conference Publication | IEEE Xplore

File system access from reconfigurable FPGA hardware processes in BORPH


Abstract:

This paper presents the design and implementation of BORPH’s kernel file system layer that provides FPGA processes direct access to the general file system. Using a seman...Show More

Abstract:

This paper presents the design and implementation of BORPH’s kernel file system layer that provides FPGA processes direct access to the general file system. Using a semantics resembling that of conventional UNIX file I/Os, an FPGA accesses the file system through a special hardware system call interface. By extending the semantics of a UNIX pipe, a single file system access mechanism is used for both regular file I/O, as well as for hardware/software and hardware/hardware data streaming. An FPGA design may switch between different communication modes dynamically during run time by means of file redirection. Design trade-offs among system manageability, user usability and application performance are explored. An example of constructing a video processing system during run time using commodity software and FPGA applications connected by pipes is used to demonstrate the feasibility and potential of such FPGA-centric file system access capability.
Date of Conference: 08-10 September 2008
Date Added to IEEE Xplore: 23 September 2008
ISBN Information:

ISSN Information:

Conference Location: Heidelberg, Germany

1. INTRODUCTION

This paper presents a new FPGA-centric communication model enabled by the BORPH operating system[l, 2] that addresses the hardware/software communication interface problem in reconfigurable computers. In particular, we will focus on the design and implementation of BORPH's hardware system call interface and its kernel file system layer.

Contact IEEE to Subscribe

References

References is not available for this document.