Fault-Tolerant Circuit for Carbon Nanotube Transistors with Si-CMOS Hybrid Circuitry | IEEE Conference Publication | IEEE Xplore

Fault-Tolerant Circuit for Carbon Nanotube Transistors with Si-CMOS Hybrid Circuitry


Abstract:

This paper presents the concept of a robust hybrid circuit in which reliable Si-CMOS circuits support the unreliable carbon nanotube-based circuit. We fabricated a test c...Show More

Abstract:

This paper presents the concept of a robust hybrid circuit in which reliable Si-CMOS circuits support the unreliable carbon nanotube-based circuit. We fabricated a test circuit and demonstrated the recovering operation from timing errors caused by delay variation of carbon nanotube transistors. We also estimated the overhead of the hybrid circuit, and confirmed by simulation that the delay overhead of the Si-CMOS part is small compared to the total delay.
Date of Conference: 18-21 August 2008
Date Added to IEEE Xplore: 03 September 2008
ISBN Information:
Print ISSN: 1944-9399
Conference Location: Arlington, TX, USA

Contact IEEE to Subscribe

References

References is not available for this document.