Variational Circuit Simulator based on a Unified Methodology using Arithmetic over Taylor Polynomials

This paper proposed a unified methodology for variational analysis or simulation based on Taylor polynomials. In this methodology, multiple variational metrics under different variational modeling could be concurrently estimated. Applications could include all aspects of variational or statistical analysis and simulation. Experimental results on interconnect delay analysis and circuit simulation validate the proposed methodology