A 65 ns CMOS 1Mb DRAM

This paper will cover a 5.3×9.6 mm CMOS 1Mb DRAM using a 28.5μm
²
/l transistor cell with a self-aligned contact. The memory array has been placed in an N-well reducing the soft error rate below 1000FITs without die coat.