By Topic

# IRE Transactions on Electronic Computers

Includes the top 50 most frequently accessed documents for this publication according to the usage statistics for the month of

• ### The CORDIC Trigonometric Computing Technique

Publication Year: 1959, Page(s):330 - 334
Cited by:  Papers (798)  |  Patents (112)
| | PDF (826 KB)

The COordinate Rotation DIgital Computer(CORDIC) is a special-purpose digital computer for real-time airborne computation. In this computer, a unique computing technique is employed which is especially suitable for solving the trigonometric relationships involved in plane coordinate rotation and conversion from rectangular to polar coordinates. CORDIC is an entire-transfer computer; it contains a ... View full abstract»

• ### An Algorithm for Path Connections and Its Applications

Publication Year: 1961, Page(s):346 - 365
Cited by:  Papers (630)  |  Patents (18)
| | PDF (2799 KB)

The algorithm described in this paper is the outcome of an endeavor to answer the following question: Is it possible to find procedures which would enable a computer to solve efficiently path-connection problems inherent in logical drawing, wiring diagramming, and optimal route finding? The results are highly encouraging. Within our framework, we are able to solve the following types of problems: ... View full abstract»

• ### Computer Multiplication and Division Using Binary Logarithms

Publication Year: 1962, Page(s):512 - 517
Cited by:  Papers (138)  |  Patents (10)
| | PDF (826 KB)

A method of computer multiplication and division is proposed which uses binary logarithms. The logarithm of a binary number may be determined approximately from the number itself by simple shifting and counting. A simple add or subtract and shift operation is all that is required to multiply or divide. Since the logarithms used are approximate there can be errors in the result. An error analysis i... View full abstract»

• ### Signed-Digit Numbe Representations for Fast Parallel Arithmetic

Publication Year: 1961, Page(s):389 - 400
Cited by:  Papers (785)  |  Patents (20)
| | PDF (2274 KB)

This paper describes a class of number representations which are called signed-digit representations. Signed-digit representations limit carry-propagation to one position to the left during the operations of addition and subtraction in digital computers. Carry-propagation chains are eliminated by the use of redundant representations for the operands. Redundancy in the number representation allows ... View full abstract»

• ### The Reduction of Redundancy in Solving Prime Implicant Tables

Publication Year: 1962, Page(s):473 - 482
Cited by:  Papers (24)
| | PDF (1642 KB)

This paper is primarily concerned with finding, in the most efficient possible way, the set of all solutions to a cyclic prime implicant table. (A solution is a set of rows such that every column contains at least one marked entry in a row belonging to the set and such that no row can be deleted from the set without destroying this property.) Extensive use is made of the relationship between this ... View full abstract»

• ### Esaki Diode High-Speed Logical Circuits

Publication Year: 1960, Page(s):25 - 29
Cited by:  Papers (90)  |  Patents (2)
| | PDF (821 KB)

Logical circuits using Esaki diodes, and which are based on a principle similar to parametron (subharmonic oscillator element) circuits, are described. Two diodes are used in series to form a basic element called a twin, and a binary digit is represented by the polarity of the potential induced at the middle point of the twin, which is controlled by the majority of input signals applied to the mid... View full abstract»

Publication Year: 1962, Page(s):340 - 346
Cited by:  Papers (128)  |  Patents (16)
| | PDF (845 KB)

A large, extremely fast digital adder with sum selection and multiple-radix carry is described. Boolean expressions for the operation are included. The amount of hardware and the logical delay for a 100-bit ripple-carry adder and a carry-select adder are compared. The adder system described increases the speed of the addition process by reducing the carry-propagation time to the minimum commensura... View full abstract»

• ### On the Encoding of Arbitrary Geometric Configurations

Publication Year: 1961, Page(s):260 - 268
Cited by:  Papers (726)  |  Patents (21)
| | PDF (1465 KB)

A method is described which permits the encoding of arbitrary geometric configurations so as to facilitate their analysis and manipulation by means of a digital computer. It is shown that one can determine through the use of relatively simple numerical techniques whether a given arbitrary plane curve is open or closed, whether it is singly or multiply connected, and what area it encloses. Further,... View full abstract»

• ### Regular Expressions and State Graphs for Automata

Publication Year: 1960, Page(s):39 - 47
Cited by:  Papers (177)  |  Patents (2)
| | PDF (1573 KB)

Algorithms are presented for 1) converting a state graph describing the behavior of an automaton to a regular expression describing the behavior of the same automaton (section 2), and 2) for converting a regular expression into a state graph (sections 3 and 4). These algorithms are justified by theorems, and examples are given. The first section contains a brief introduction to state graphs and th... View full abstract»

• ### Approximations for the Demagnetizing Factors of Hollow Cylinders Represented by Confocal Hollow Prolate Spheroids

Publication Year: 1962, Page(s): 789
| | PDF (192 KB)

First Page of the Article
View full abstract»

• ### Biological Computers

Publication Year: 1957, Page(s):190 - 192
Cited by:  Papers (4)
| | PDF (700 KB)

First Page of the Article
View full abstract»

• ### The Residue Number System

Publication Year: 1959, Page(s):140 - 147
Cited by:  Papers (160)  |  Patents (7)
| | PDF (1286 KB)

A novel number system called the residue number system is developed from the linear congruence viewpoint. The residue number system is of particular interest because the arithmetic operations of addition, subtraction and multiplication may be executed in the same period of time without the need for carry. The main difficulties of the residue code pertain to the determination of the relative magnit... View full abstract»

• ### A Truth Table Method for the Synthesis of Combinational Logic

Publication Year: 1961, Page(s):604 - 615
Cited by:  Papers (15)
| | PDF (2046 KB)

This paper describes a method for synthesizing a switching function directly from its: ruth table. A switching function is defined as any mapping of a set of binary input combinations onto 0 and 1. Hence, the procedures apply equally well to the don't care cases. The method rests on the concept alogically passive function (LPF). Roughly speaking, an LPF is a truth table which can be realized with ... View full abstract»

Publication Year: 1960, Page(s):226 - 231
Cited by:  Papers (241)  |  Patents (27)
| | PDF (848 KB)

Conditional-sum addition is a new mechanism for parallel, high-speed addition of digitally-represented numbers. Its design is based on the computation of conditional'' sums and carries that result from the assumption of all the possible distributions of carries for various groups of columns. A rapid-sequence mode of operation provides an addition rate that is invariant with the lengths of the su... View full abstract»

• ### An Analysis of Certain Errors in Electronic Differential Analyzers II-Capacitor Dielectric Absorption

Publication Year: 1958, Page(s):17 - 22
Cited by:  Papers (25)  |  Patents (1)
| | PDF (871 KB)

The permittivity or dielectric constant of the materials used in capacitors is not actually a constant but is a complex function of frequency and temperature. Consequently, the feedback capacitors used in the integrators of a differential analyzer cannot be considered ideal, but their capacitance must be considered a variable. Methods of representing the complex capacitance are discussed and a mod... View full abstract»

• ### Information Processing by Data Interrogation

Publication Year: 1962, Page(s):181 - 187
Cited by:  Papers (2)
| | PDF (1479 KB)

A data-processing technique is described in which a function is evaluated by rapid interrogation of the given data for the presence of combinations of data variables giving rise to values of the function which are of interest. Testing unlabeled measurements from several observers to find data sets which satisfy a test function is discussed as an example. For many problems the required time is much... View full abstract»

• ### Transistor characteristics for direct-coupled transistor logic circuits

Publication Year: 1958, Page(s):6 - 16
Cited by:  Papers (3)
| | PDF (1927 KB)

The basic requirement for stability of a direct-coupled transistor logic (dctl) circuit is that a voltage margin exist between the maximum collect-emitter voltage of an on'' unit in the system environment and the minimum base-emitter voltage required for a transistor to be sufficiently off.'' This margin has been expressed in terms of the fundamental device parameters: commonbase forward and i... View full abstract»

• ### Examples of Abstract Machines

Publication Year: 1962, Page(s):132 - 135
Cited by:  Papers (9)
| | PDF (854 KB)

Numerous physical situations related to data processing are shown to be modeled by a mathematical entity called a quasi-machine. The situations described include 1) single inputs producing multiple outputs, 2) machines yielding no outputs upon insertion of certain inputs, 3) the retention of the last n outputs only, 4) erase left'' on tape, 5) different input routines doing the same work, and 6)... View full abstract»

• ### An optimum character recognition system using decision functions

Publication Year: 1957, Page(s):247 - 254
Cited by:  Papers (121)  |  Patents (1)
| | PDF (1285 KB)

The character recognition problem, usually resulting from characters being corrupted by printing deterioration and/or inherent noise of the devices, is considered from the viewpoint of statistical decision theory. The optimization consists of minimizing the expected risk for a weight function which is preassigned to measure the consequences of system decisions As an alternative minimization of the... View full abstract»

• ### Decimal-Binary Conversions in CORDIC

Publication Year: 1959, Page(s):335 - 339
Cited by:  Papers (12)
| | PDF (842 KB)

A special-purpose, binary computer called CORDIC (COordinate Rotation DIgital Computer) contains a unique arithmetic unit composed of three shift registers, three adder-subtractors, and suitable interconnections for efficiently performing calculations involving trigonometric functions. A technique is formulated for using the CORDIC arithmetic unit to convert between angles expressed in degrees and... View full abstract»

• ### A New Diode Function Generator

Publication Year: 1957, Page(s):95 - 100
Cited by:  Papers (2)
| | PDF (793 KB)

With the diode function generators that are currently in use, generation of functions is made by combining straight lines, The main drawback of these function generators is that the slope of the line segment cannot be changed independently. With the new function generator described in this paper, functions are generated by connecting independent line segments. Accordingly, the slope of each segmen... View full abstract»

• ### Transistor Pulse Circuits for 160-MC Clock Rates

Publication Year: 1959, Page(s):432 - 438
| | PDF (2634 KB)

This paper consists of two parts. Part I, by Giguere and Jamison, discusses transistor circuits capable of regenerating 6.25-mÂ¿sec pulses at a 160-mc bit rate. Part II, by Noll, discusses techniques for multiplexing 16 digital signals with a 10-mc clock rate into a single signal with a 160-mc clock rate. Two methods of performing the regeneration function are presented. One method consists of dc ... View full abstract»

• ### Worst Case Design of Variable-Threshold TRL Circuits

Publication Year: 1962, Page(s):382 - 390
Cited by:  Papers (1)
| | PDF (1317 KB)

Now that standard Transistor Resistor Logic is well understood and widely used, the possibilities for reducing component count by changing the height of the switching threshold, as measured in units of input, are being explored. This paper presents the worst case design formulation, both steady-state and transient, for such variable-threshold circuitry. In addition there is a brief discussion of t... View full abstract»

• ### Skip Techniques for High-Speed Carry-Propagation in Binary Arithmetic Units

Publication Year: 1961, Page(s):691 - 698
Cited by:  Papers (79)  |  Patents (3)
| | PDF (1343 KB)

After a very brief summary of the various well-known methods of expediting carry-propagation in binary arithmetic units, the paper discusses and develops the anticipated-carry'' or carry-skip'' technique originally due in decimal form to Babbage, much used in mechanical calculators and lately revived for use in binary units. Various degrees of refinement are possible. It appears that for a giv... View full abstract»

• ### Magnetic Fields of Square-Loop Thin Films of Oblate Spheroidal Geometry

Publication Year: 1959, Page(s):458 - 464
Cited by:  Papers (1)
| | PDF (1050 KB)

Thin films of Ni-Fe alloy may be prepared to be anisotropic and exhibit square-loop M-H characteristics. In films that are single-domained with flux changes involving only rotation of intrinsic magnetization controlled by cross-magnetization fields, very fast switching action can be obtained for storage and logic functions. Problems of coupling to the flux changes and interaction in an array of su... View full abstract»

• ### The Parametron Digital Computer MUSASINO-1

Publication Year: 1959, Page(s):308 - 316
Cited by:  Papers (8)
| | PDF (2914 KB)

Features of a large-scale digital computer with novel logical elements, the parametrons, are described. The machine, which is located at Musashino City, Tokyo, was named the MUSASINO-1, and has been in almost continuous operation since its completion in the spring of 1957. Primarily for scientific uses, it does arithmetic operations in parallel, and has a fast access memory of ferrite cores with n... View full abstract»

• ### A Survey of Regular Expressions and Their Applications

Publication Year: 1962, Page(s):324 - 335
Cited by:  Papers (20)
| | PDF (2107 KB)

This paper is an exposition of the theory of regular expressions and its applications to sequential circuits. The results of several authors are presented in a unified manner, pointing out the similarities and differences in the various treatments of the subject. Whenever possible, the terminology and notation of sequential circuit theory are used. The topics presented include: the relation of reg... View full abstract»

• ### Generalized Parity Checking

Publication Year: 1958, Page(s):207 - 213
Cited by:  Papers (19)
| | PDF (1049 KB)

The usual definition given for the parity check is unwieldy and not particularly suited for the analysis or the study of the arithmetic properties of parity checking. The definition of parity by means of congruences provides a convenient mathematical basis for the concepts of the parity check. In this paper congruence notation is used to generalize the concepts of parity to include nonbase two num... View full abstract»

• ### Tunnel Diode Logic Circuits

Publication Year: 1960, Page(s):430 - 438
Cited by:  Papers (11)
| | PDF (2046 KB)

The recent discovery of the tunnel diode with band-widths extending into the kilomegacycle region has prompted investigation of their use in the logic and control portions of high-speed computers. Considerations of diode uniformity requirements, stability problems and power supply requirements has led to a monostable type of logical circuit. The switching properties of this circuit are analyzed an... View full abstract»

• ### Esaki Diode Logic Circuits

Publication Year: 1960, Page(s):423 - 429
Cited by:  Papers (4)
| | PDF (1409 KB)

The Esaki diode is a potentially low-cost, high-speed two-terminal device exhibiting a short-circuit-stable negative resistance over a portion of its volt-ampere characteristic. By proper biasing and loading, it can be used to perform power amplification and memory functions. In this paper, a variety of digital computer circuits (a result of an early exploratory program) is described which utilize... View full abstract»

• ### A New Core Switch for Magnetic Matrix Stores and Other Purposes

Publication Year: 1960, Page(s):176 - 191
Cited by:  Papers (6)
| | PDF (5492 KB)

This paper analyzes the conventional uses of magnetic switch cores to drive matrix stores in both current-driven and voltage-driven modes. A new method of using switch cores is proposed and analyzed which offers, at the cost of replacing in every selection line the usual switch-core and terminating resistor by two smaller cores, intrinsic pulse shaping and amplitude regulation, and much reduced po... View full abstract»

• ### Simulation of Steam Generation in a Heat Exchanger

Publication Year: 1962, Page(s):53 - 57
| | PDF (830 KB)

An analog-computer flow chart is developed for use in setting up a simulation of the steam-generation process in a heat exchanger. It is assumed in the paper that the rate of heat flow from the primary side of the heat exchanger to the secondary side is already known. The technique described considers only the process in the secondary side of the heat exchanger. Factors such as variations in press... View full abstract»

• ### On the Size of Weights Required for Linear-Input Switching Functions

Publication Year: 1961, Page(s):288 - 290
Cited by:  Papers (22)
| | PDF (573 KB)

First Page of the Article
View full abstract»

• ### The Neuristor

Publication Year: 1960, Page(s):370 - 371
Cited by:  Papers (6)
| | PDF (513 KB)

First Page of the Article
View full abstract»

• ### Treatment of transition signals in electronic switching circuits by algebraic methods

Publication Year: 1959, Page(s): 401
Cited by:  Papers (9)
| | PDF (212 KB)

First Page of the Article
View full abstract»

• ### An Evaluation of Several Two-Summand Binary Adders

Publication Year: 1960, Page(s):213 - 226
Cited by:  Papers (35)  |  Patents (3)
| | PDF (1792 KB)

Five fairly representative members of the class of two-summand binary adders are described and evaluated. Hopefully, this will help the development of more general approaches to computer subsystems evaluation. The adders are evaluated on the basis of three quantities: the number of two-input AND gates and OR gates, G; the gate-normalized addition time, Â¿; and the number of bits, n, in each summan... View full abstract»

• ### Error Detecting and Correcting Binary Codes for Arithmetic Operations

Publication Year: 1960, Page(s):333 - 337
Cited by:  Papers (57)  |  Patents (1)
| | PDF (739 KB)

The most important property of the codes derived in this paper is that two numbers, i and j, have coded forms, C(i) and C(j) that when added in a conventional binary adder, give a sum C(i)+C(j) that differs from C(i+j), the code for the sum, by (at most) an additive constant. This makes possible the detection and/or correction of errors committed by the arithmetic element of a computer. In additio... View full abstract»

• ### A New Class of Digital Division Methods

Publication Year: 1958, Page(s):218 - 222
Cited by:  Papers (161)  |  Patents (17)
| | PDF (890 KB)

This paper describes a class of division methods best suited for use in digital computers with facilities for floating point arithmetic. The division methods may be contrasted with conventional division procedures by considering the nature of each quotient digit as generated during the division process. In restoring division, each quotient digit has one of the values 0,1, . . . , r Â¿1, for an arb... View full abstract»

• ### Linear-Segment Function Generator

Publication Year: 1962, Page(s):780 - 788
Cited by:  Papers (2)
| | PDF (1530 KB)

A single-variable function generator, based on a pulse averaging method,1 accepts a width-modulated pulse input. The clock generator accuracy determines the precision with which this device can produce a linear-segment curve. With 300-kc flip-flops in the clock, a static repeatability of Â±0.02 per cent has been obtained with a carrier frequency of 100 cps, and Â±1 per cent with a 10-kc carrier fr... View full abstract»

• ### An Analog Method for Constructing a Curve

Publication Year: 1959, Page(s): 68
| | PDF (117 KB)

First Page of the Article
View full abstract»

• ### The IBM 705 EDPM Memory System

Publication Year: 1956, Page(s):219 - 224
Cited by:  Papers (6)
| | PDF (2644 KB)

The IBM 705 memory system utilizes magnetic cores both as a storage element and also in a matrix address selection system. The magnetic core has been established as a memory element for large data processing machines. The core compares very favorably with other means of storage with respect to such factors as speed, reliability, size, cost, life, and simplicity of associated electronic circuitry. ... View full abstract»

• ### The Complexity of Biological Computers

Publication Year: 1957, Page(s):192 - 194
Cited by:  Papers (5)
| | PDF (702 KB)

Man can handle small amounts of information in conscious purposeful activities. However, the concept of information processing is not limited to these; it applies equally to unconscious nervous control, and even to chemical control and coordination of metabolism. On this level, the amounts of information computed are enormous; man processes about 3Ã1024 bits per day just in the course of producin... View full abstract»

• ### A Diode Multiplexer for Analog Voltages

Publication Year: 1955, Page(s):64 - 66
Cited by:  Papers (1)
| | PDF (435 KB)

A diode muliplexer switch is described for time-sharing 64 analog voltages in a digital computer application. Apart from its relative simplicity and economy, the multiplexer characteristics of microsecond switching speeds, maximum settling time of 133 microseconds for a 10-volt operating range, and accuracies of better than 1 per cent full scale are confirmed both by theoretical equations and by e... View full abstract»

• ### Real-Time Computation and Recursive Functions Not Real-Time Computable

Publication Year: 1962, Page(s):753 - 760
Cited by:  Papers (38)
| | PDF (1412 KB)

As an attempt to investigate a general theory of real-time computability in digital computers, a subclass of Turing machines is formally introduced together with some classes of functions that are computable by them in real time. Then the existence is established of a class of recursive functions that are not computable in real time by use of a class of machines, no matter how general we make the ... View full abstract»

• ### Semiconductor Parametric Diodes in Microwave Computers

Publication Year: 1959, Page(s):287 - 297
Cited by:  Papers (23)
| | PDF (2081 KB)

The parametric subharmonic oscillator operates by energy transfer from the pump frequency to the oscillator frequency through a nonlinear energy storage elementÂ¿in the present case, the nonlinear capacitance of a semiconductor diode. This paper examines both the requirements on the diode for satisfactory performance in this circuit and the limitations on oscillator performance which arise from th... View full abstract»

• ### Axiomatic Majority-Decision Logic

Publication Year: 1961, Page(s):17 - 21
Cited by:  Papers (28)
| | PDF (776 KB)

An algebra suited to logical design with majority-decision elements (parametrons, Esaki diodes, etc.) is developed axiomatically. The utility of the new algebra is demonstrated by resolving sample problems. View full abstract»

• ### The Logical Design of a Simple General Purpose Computer

Publication Year: 1957, Page(s):5 - 14
Cited by:  Papers (9)  |  Patents (1)
| | PDF (2002 KB)

The logical design described here is used in MINAC, partially constructed at the California Institute of Technology, and LGP-30, manufactured by Librascope Inc. These serial binary digital computers make use of magnetic drum bulk storage and use three circulating registers and fifteen flip-flops. The procedures used in performing the sixteen elementary operations are described. These descriptions ... View full abstract»

• ### Analysis and Methods for Detection of Some DC Amplifier Errors

Publication Year: 1960, Page(s):121 - 122
| | PDF (435 KB)

First Page of the Article
View full abstract»

• ### An Electronic Analog Multiplier

Publication Year: 1957, Page(s):100 - 103
| | PDF (769 KB)

This multiplier uses the variable pulse area principle, but employs phase sensitive circuitry to operate naturally in all four quadrants without bias voltages. The output is zero if either input is zero. The X and Y channels are separately linearized with independent feedback loops. The circuitry is simple and lends itself to either transistors or vacuum tubes. View full abstract»

• ### A Multipurpose Electronic Switch for Analog Computer Simulation and Autocorrelation Applications

Publication Year: 1956, Page(s):197 - 202
Cited by:  Papers (2)  |  Patents (1)
| | PDF (1032 KB)

A system of four diodes in a series-parallel connection is combined with dc operational amplifiers in order to accomplish a variety of computational operations. The diode circuit is equivalent to a SPST switch survey or a voltage pulse. When inserted in series with the input of an amplifier or an analog memory, the switch makes possible waveform sampling or waveform quantizing of the input voltage... View full abstract»

## Aims & Scope

This Transactions ceased publication in 1962. The current retitled publication is

Full Aims & Scope