IEE Proceedings - Circuits, Devices and Systems

Issue 3 • Jun 1995

Filter Results

Displaying Results 1 - 11 of 11
  • Programmable high-performance IIR filter chip

    Publication Year: 1995, Page(s):179 - 185
    Cited by:  Papers (8)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (464 KB)

    The paper presents a state-of-the-art commercial demonstrator chip for infinite impulse response (IIR) filtering. The programmable IIR filter chip contains eight multiplier/accumulators that can be configured in one of five different modes to implement up to a 16th-order IIR filter. The multiply-accumulate block is based on a highly regular systolic array architecture and uses a redundant number s... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Functionally separated, multiple-valued content-addressable memory and its applications

    Publication Year: 1995, Page(s):165 - 172
    Cited by:  Papers (10)  |  Patents (10)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (516 KB)

    A design of a high-density multiple-valued content-addressable memory (MVCAM) is presented. The key concept of the proposed MVCAM is a functionally separated configuration in which the cell functions are split into two basic parts: a threshold function and logic-value conversion. Complicated search operations are synthesised by the combination of these two basic functions. The circuit for logic-va... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Parasitic-capacitance-insensitive current-mode filters using operational transresistance amplifiers

    Publication Year: 1995, Page(s):186 - 192
    Cited by:  Papers (22)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (324 KB)

    A parasitic-capacitance-insensitive MOSFET-C integrator and differentiator using operational transresistance amplifiers are proposed and experimental results demonstrated. The bandwidths of these circuits are also independent of their gains. The required capacitances are smaller than those in previous work. Two new configurations of universal current-mode biquad filters based on these circuits are... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • State-plane approach for the analysis of half-bridge parallel resonant converters

    Publication Year: 1995, Page(s):200 - 204
    Cited by:  Papers (18)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (284 KB)

    Generalised state-plane analysis for a half-bridge parallel resonant converter (PRC) operating in continuous conduction mode is presented. It is shown that a PRC circuit of any order can be analysed in terms of simple two-dimensional state-plane diagrams, without having to use any sinusoidal approximation. The approach presented makes use of the state-variable transformation technique previously u... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Universal linear voltage-controlled-impedance configuration

    Publication Year: 1995
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (64 KB)

    Introduces a new configuration that possesses the novel feature of realising positive as well as negative linear VCZs from the same structure by the simple artifice of changing only one interconnection, and hence can be called a universal VCZ configuration. Two different and separate structures for realising positive and negative linear VCZs are no longer required. The proposed configuration not o... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Novel analogue CMOS defuzzification circuit

    Publication Year: 1995, Page(s):173 - 178
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (288 KB)

    An analogue CMOS circuit technique for the implementation of defuzzification is proposed. The defuzzification method is based upon the normalisation locked loop (NLL) method, but with two key improvements: the compact representation of triangular membership functions, and a mechanism to ensure that the relative rule weight proportions are preserved during normalisation. Circuit complexity is consi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Layout driven logic synthesis system

    Publication Year: 1995, Page(s):158 - 164
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (488 KB)

    In a system level or logic level design process, the decisions made during early phases of the high level design have the greatest impacts on the performance of the final chip. However, these impacts will not be realised until very late in the physical design stage. In addition, it has been observed repeatedly that the most frustrating problem in IC design is to understand the relationship between... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Systolic implementation of fixed-point state-space digital filter

    Publication Year: 1995, Page(s):193 - 199
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (448 KB)

    An efficient (in the area×time sense) systolic implementation for Nth-order state-space IIR digital filters is presented. The number of processor elements involved in the implementation is linear with respect to the filter order. All double-precision operations are localised inside the processor units and efficiently executed using novel high-speed inner-product processors. The paths between... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Effect of carrier lifetimes on forward characteristics of MOS-controlled thyristors

    Publication Year: 1995, Page(s):205 - 207
    Cited by:  Patents (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (184 KB)

    The effect of different carrier lifetimes on the forward I-V characteristics of a MOS-controlled thyristor (MCT) has been studied using numerical simulation. Those physical mechanisms that have a strong effect on the forward operation of the MCT have been identified and taken into account. The results show that in the design tradeoff between the switching speed and forward current capability there... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design and VLSI implementation of a new ASIC for colour measurement

    Publication Year: 1995, Page(s):153 - 157
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (316 KB)

    The design and VLSI implementation of a new ASIC, which performs the conversion, in real time, of the R, G and B colour co-ordinates to the CIE standard L*, a* and b* colour coordinates, are presented. The rate of operation of this ASIC is 106.4 MIPS. The high-speed operation is achieved by pipelining the data in a vector fashion. The ASIC is implemented using a DLM, 1.0 μm, N-well, CMOS proces... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Embedded ADC characterisation techniques

    Publication Year: 1995, Page(s):145 - 152
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (492 KB)

    A novel data analysis technique for testing embedded ADCs known as data optimisation is presented that alleviates scan-path loading and, when used as part of a go/no-go test, reduces the amount of primary of primary-test data and computer-time intensive operations to a minimum. To implement this test technique, a BIST scheme is presented which increases the control and observation of an embedded A... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

Published from 1994-2006, IEE Proceedings - Circuits, Devices and Systems contained significant and original contributions on electronic circuits, solid-state electronic devices and systems. It covered the following topics: circuit theory and design, circuit analysis and simulation; CAD; filters; circuit implementations; cells and architectures for integration including VLSI; testability, fault-tolerant design, minimisation of circuits; electronic devices for technologies including nanoelectronics and MEMs; device and process characterisation; device parameter extraction schemes; the mathematics of circuits and systems theory; and testing and measurement techniques involving electronic circuits, circuits for industrial applications, sensors and transducers.

Full Aims & Scope