Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on

Issue 11 • Date Nov. 1994

Filter Results

Displaying Results 1 - 17 of 17
  • Comments on "The single CCII biquads with high-input impedance"

    Publication Year: 1994 , Page(s): 769 - 770
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (163 KB)  

    For original paper see S.-I. Liu and H.-W. Tsao, ibid., vol.38, pp.456-461 (1991). The authors comment on the configurations of the RC combinations in the circuit of Liu and Tsao. They show that the circuit can realize a high-input impedance unity gain inverter, and that by using two additional CCIIs, with their high impedance terminals grounded, it is possible to obtain two equal in magnitude and opposite in phase voltage controlled current sources. A reply by Liu is included.<> View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Voltage-mode CMOS chaos generator and observation of internal states with a bitmap memory

    Publication Year: 1994 , Page(s): 759 - 762
    Cited by:  Papers (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (368 KB)  

    A feedback circuit consisting of a three-stage array of weighted CMOS inverters, two CMOS transmission gates and a holding capacitance generates chaos. Trajectories can be designed from the transfer characteristics of the three-stage array of weighted CMOS inverters, which directly produces a nonlinear mapping function. The chaotic trajectories were observed via a bitmap display View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Short-circuit power dissipation estimation for CMOS logic gates

    Publication Year: 1994 , Page(s): 762 - 765
    Cited by:  Papers (44)  |  Patents (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (352 KB)  

    Short-circuit power dissipation contributes significantly to the overall power dissipation in ICs. A new formula has been developed for the estimation of short-circuit power dissipation in CMOS logic gates based on the α-power law model that includes velocity saturation effects of short channel MOSFETs. A technique is developed for the measurement of short-circuit current and power dissipation of CMOS logic gates for use in circuit simulation. SPICE simulation results show that the new formula is significantly more accurate than existing formulae View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Circuit level decomposition of networks with nullors for symbolic analysis

    Publication Year: 1994 , Page(s): 699 - 711
    Cited by:  Papers (2)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (720 KB)  

    Studies have shown that the efficiency of symbolic circuit analysis can be improved by a composition and decomposition strategy. However, most of the proposed strategies are applied to their corresponding mathematical models which lack physical meaning, or they are designed for the sequence of expression format instead of the expanded format. In this paper, a new circuit level decomposition strategy for the expanded format is presented. Taking advantage of the characteristics of nullors, computing efforts are further reduced by exploring valid and invalid decomposed subcircuits. Also, a new way of representing circuit functions is given where both the numerator and denominator of a transfer function have related network determinants. Examples are presented View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Chaos in the Colpitts oscillator

    Publication Year: 1994 , Page(s): 771 - 774
    Cited by:  Papers (51)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (224 KB)  

    In this work, we present experimental results and SPICE simulations of chaos in a Colpitts oscillator. We show that the nonlinear dynamics of this oscillator may be modeled by a third-order autonomous continuous-time circuit consisting of a linear inductor, two linear capacitors, two linear resistors, two independent voltage sources, a linear current-controlled current source, and a single voltage-controlled nonlinear resistor. The nonlinear resistor has a two-segment piecewise-linear DP characteristic. With the appropriate choice of parameters, the piecewise-linear circuit model has a positive Lyapunov exponent View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An analog circuit for eigenvalue calculation and rank filtering

    Publication Year: 1994 , Page(s): 736 - 740
    Cited by:  Papers (2)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (388 KB)  

    Analog circuits for eigenvalue calculation or rank filtering can be applied to real-time signal processing tasks. This paper reports on experimental results with an analog circuit for these applications. The circuit is based on a nonlinear dynamical system. Details of the realization including parasitic effects are discussed. The accuracy of the circuit has shown to be sufficient for image processing applications View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Singularity induced bifurcation and the van der Pol oscillator

    Publication Year: 1994 , Page(s): 765 - 769
    Cited by:  Papers (12)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (504 KB)  

    In parameter dependent differential-algebraic models (DAEs) of the form x˙=f and 0=g, it has been shown recently that the generic codimension one local bifurcations are the well-known saddle node and Hopf bifurcations and a new bifurcation called the singularity induced bifurcation. The latter occurs generically when an equilibrium of the DAE system crosses the singular surface of noncausal points. In this paper, it is shown that when singularly perturbed models of the form x˙=f and ∈y˙=g are considered, the singularity induced bifurcation in the slow DAE system corresponds to oscillatory behavior in the singularly perturbed models. As an example, it is proved that the oscillations in the classical van der Pol oscillator arise when a stable equilibrium undergoes the singularity induced bifurcation in the slow DAE system, which in turn corresponds to the occurrence of supercritical Hopf bifurcations in the singularly perturbed models View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Chaos, torus and synchronization from three coupled relaxation oscillators

    Publication Year: 1994 , Page(s): 754 - 759
    Cited by:  Papers (2)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (392 KB)  

    This paper analyzes fundamental phenomena from three coupled relaxation oscillators. The system nonlinearity is a piecewise linear hysteresis comparator and we can explicitly calculate the return map and its Lyapunov exponents. Then we clarify generation of chaos, 2-torus, 3-torus and various kinds of synchronizations. Also, a rough bifurcation diagram is given. It indicates that 3-torus is popular for weak coupling and chaos is popular for relatively strong coupling. Some of the phenomena are confirmed by laboratory measurements View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • New RTD-boostrapped current and voltage references. I. Self-bootstrapped references

    Publication Year: 1994 , Page(s): 740 - 743
    Cited by:  Papers (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (268 KB)  

    New current and voltage references are proposed which utilize depletion-mode field effect transistors and resonant tunneling diodes (RTDs) in a self-bootstrapped configuration to take advantage of the ultra-low local transconductance of RTDs and the high output-impedance of cascoded amplifier stages. These references promise improved supply rejection compared with that of the best existing GaAs MESFET voltage references View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A new design methodology for multiport SRAM cell

    Publication Year: 1994 , Page(s): 677 - 685
    Cited by:  Papers (9)  |  Patents (6)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (584 KB)  

    In this paper, we propose a new design methodology for multiport SRAM cell. A traditional static 6T CMOS cell is adapted to the multiport SRAM cell by adding several wordline transistors, thereby allowing asynchronous reads and writes during an operands access stage using the read feature of the 5T cell and the write feature of the 6T cell. The stability of the SRAM cell is affected by the factors of p-transistor, n-transistor and pass-transistor, not by the absolute dimensions of the three transistors. The optimal read access curve can be used to obtain the fastest access time in the secure range for the general multiport SRAM cell View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Impact of distributed gate resistance on the performance of MOS devices

    Publication Year: 1994 , Page(s): 750 - 754
    Cited by:  Papers (62)  |  Patents (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (372 KB)  

    This paper describes the impact of gate resistance on cut-off frequency (fT), maximum frequency of oscillation (fmax ), thermal noise, and time response of wide MOS devices with deep submicron channel lengths. The value of fT is proven to be independent of gate resistance even for distributed structures. An exact relation for fmax is derived and it is shown that, to predict fmax, thermal noise, and time response, the distributed gate resistance can be divided by a factor of 3 and lumped into a single resistor in series with the gate terminal View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Discrete-time positive-real lemma revisited: the discrete-time counterpart of the Kalman-Yakubovitch lemma

    Publication Year: 1994 , Page(s): 747 - 750
    Cited by:  Papers (4)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (348 KB)  

    In this paper, we present what can be considered the discrete-time counterpart of the concept of positive realness and the corresponding algebraic necessary and sufficient criteria that a discrete-time transfer function matrix must satisfy. This latter result may be thought of as the discrete-time counterpart of the Kalnan-Yakubovitch lemma and it is expected to find application in various areas of study. In particular, its use in proving the Jury-Lee criterion applicable in absolute stability studies of a certain class of discrete-time nonlinear systems is shown View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Geometric characterization of series-parallel variable resistor networks

    Publication Year: 1994 , Page(s): 686 - 698
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1184 KB)  

    The range of operating conditions for a series-parallel network of variable linear resistors, voltage sources, and current sources can be represented as a convex polygon in a Thevenin or Norton half-plane. For a network with n elements of which k are variable, these polygons have at most 2k vertices and can be computed in O(nk) time. These half planes are embedded in the real projective plane to represent circuits with potentially infinite Thevenin resistance or Norton conductance. For circuits that have an acyclic structure once all branches to ground are removed, the characteristic polygons for all nodes with respect to ground can be computed simultaneously by an algorithm of complexity O(nk) View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • New RTD-bootstrapped current and voltage references. II. Mirror-based references

    Publication Year: 1994 , Page(s): 744 - 747
    Cited by:  Papers (1)  |  Patents (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (280 KB)  

    For pt.I see ibid., vol.41, no.11, p.740-43, 1994. New current and voltage references are proposed which utilize depletion-mode field effect transistors and resonant tunneling diodes (RTDs) in a negative, inverting current mirror. High-fidelity SPICE simulation of a double-cascode reference implementation suggests that supply rejection is of the same order as that of the best existing all-MESFET references View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Chaotic dynamics in an infinite-dimensional electromagnetic system

    Publication Year: 1994 , Page(s): 730 - 736
    Cited by:  Papers (3)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (520 KB)  

    The paper deals with bifurcation and chaos phenomena theoretically observed in a simple electromagnetic system consisting of a linear, distortionless transmission line connected to an active linear resistor (R<0) at one end and to a p-n junction diode at the other end. The active resistor gives rise to the stretching phenomena and the diode the back folding one; the combination of these two mechanisms may lead to chaotic dynamics. The Poincare map of the “backward voltage wave” at the p-n junction diode is obtained by solving a one dimensional nonlinear implicit difference equation. For R<-Rc (Rc is the characteristic “impedance“ of the line) the mapping is unimodal and the dynamics follow the Feigenbaum route to chaos. The nonlinear implicit difference equation is solved numerically. Spatiotemporal chaos is observed in the voltage and current waves. By replacing the p-n junction diode with a twin p-n junction diode circuit, the hopping mechanism is also met View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A 3.3 V high speed BiCMOS dynamic CLA circuit with carry skip using full-swing technique

    Publication Year: 1994 , Page(s): 728 - 730
    Cited by:  Papers (2)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (216 KB)  

    A new full-swing BiCMOS dynamic carry look-ahead (CLA) circuit with carry skip is presented. The test circuit with a 3.3 V supply has been implemented in a BiCMOS technology featuring 0.8 μm design rules. It shows an operation speed about 3 times higher than that of the CMOS one. Moreover, the circuit has no problems of static power dissipation, race, and charge redistribution View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A unified theory of lumped circuits and differential systems based on Heaviside operators and causality

    Publication Year: 1994 , Page(s): 712 - 727
    Cited by:  Papers (3)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1332 KB)  

    The paper demonstrates that a coherent and logical foundation for circuits and systems can, in an entirely elementary manner, be based upon the Heaviside operational calculus and causality. It is commonly believed that the operational calculus is both difficult and nonrigorous; in fact, it is neither. Further, it is more general than the Laplace transform in that it involves integration over only a finite interval and thus introduces no convergence questions as does the latter. Since it analyzes circuits and systems directly in the time domain, the Heaviside method is more intuitive and direct to apply. Furthermore, it provides a theme, a motif, linking all of the major concepts of circuits and systems. It is argued here that circuit analysis and system theory are currently taught as disparate disciplines, both being presented as a collection of isolated topics. The Heaviside theory, on the other hand, permits the two to be taught in an integrated fashion-with circuits providing concrete examples and system theory the abstract and general mathematical methodology View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.