# IEEE Transactions on Circuits and Systems II: Express Briefs

## Filter Results

Displaying Results 1 - 23 of 23

Publication Year: 2015, Page(s):C1 - C4
| PDF (44 KB)
• ### IEEE Transactions on Circuits and Systems—II: Express Briefs publication information

Publication Year: 2015, Page(s): C2
| PDF (134 KB)
• ### A 0.45-V, 14.6-nW CMOS Subthreshold Voltage Reference With No Resistors and No BJTs

Publication Year: 2015, Page(s):621 - 625
Cited by:  Papers (19)
| | PDF (542 KB) | HTML

We present a low-voltage low-power CMOS subthreshold voltage reference with no resistors and no bipolar junction transistors in a wide temperature range. The temperature stability is improved by second-order compensation. By employing a bulk-driven technique and the MOS transistors working in the subthreshold region, the supply voltage and the power dissipation are reduced. Moreover, a trimming ci... View full abstract»

• ### Dynamic Slew Enhancement Technique for Improving Transient Response in an Adaptively Biased Low-Dropout Regulator

Publication Year: 2015, Page(s):626 - 630
Cited by:  Papers (3)
| | PDF (953 KB) | HTML

This brief presents a dynamic slew enhancement technique for improving the transient response in an adaptively biased low-dropout regulator. This is done by introducing FAST and SLOW paths in an adaptive bias loop. The FAST path injects a quick momentary current during a low-to-high load transient, whereas the SLOW path keeps the current large during a high-to-low load step. The dynamic current sh... View full abstract»

• ### A Hybrid-Domain Two-Step Time-to-Digital Converter Using a Switch-Based Time-to-Voltage Converter and SAR ADC

Publication Year: 2015, Page(s):631 - 635
Cited by:  Papers (2)
| | PDF (1296 KB) | HTML

In this brief, an energy-efficient time-to-digital converter (TDC) using a hybrid of time- and voltage-domain circuits is presented. The proposed TDC operates in two steps, i.e., first in the time domain by using a delay-line TDC and then in the voltage domain by using a successive-approximation-register analog-to-digital converter. The time residue of the first stage is converted to voltage by us... View full abstract»

• ### 100-MHz Low-Phase-Noise Microprocessor Temperature-Compensated Crystal Oscillator

Publication Year: 2015, Page(s):636 - 640
Cited by:  Papers (3)
| | PDF (767 KB) | HTML

An AT-cut third-overtone 100-MHz quartz crystal resonator was used to achieve a 100-MHz low-phase-noise voltage-controlled crystal oscillator prototype. The unloaded quality factor of the used resonator is about 132 K, and the equivalent dynamic capacitance is about 1.2 fF. For the characteristic of the large equivalent dynamic capacitance of the resonator, the design method and the actual measure... View full abstract»

• ### Differentiating ASK Demodulator for Contactless Smart Cards Supporting VHBR

Publication Year: 2015, Page(s):641 - 645
Cited by:  Papers (4)  |  Patents (1)
| | PDF (951 KB) | HTML

This brief proposes an amplitude shift keying (ASK) demodulator that uses switched-capacitor differentiators to make it compliant with the very high bit rate amendment to the ISO/IEC 14443 standard for contactless smart card applications. These differentiators detect transitions in modulated ASK signals with a carrier frequency of 13.56 MHz at data rates up to 6.78 Mb/s. The demodulator has been i... View full abstract»

• ### Effect of Clock Duty-Cycle Error on Two-Channel Interleaved $\Delta\Sigma$ DACs

Publication Year: 2015, Page(s):646 - 650
Cited by:  Papers (2)
| | PDF (667 KB) | HTML

Time-interleaved delta-sigma (ΔΣ) modulation digital-to-analog converters (TIDSM DACs) have the potential for a wideband operation. The performance of a two-channel interleaved ΔΣ DAC is very sensitive to the duty cycle of the half-rate clock. This brief presents a closed-form expression for the signal-to-noise-plus-distortion ratio (SNDR) loss of such DACs due to a dut... View full abstract»

• ### Low-Overhead Self-Healing Methodology for Current Matching in Current-Steering DAC

Publication Year: 2015, Page(s):651 - 655
Cited by:  Papers (2)
| | PDF (1060 KB) | HTML

In this brief, a low-overhead self-healing method for current matching in current-steering digital-to-analog converters (CS-DACs) is demonstrated. In contrast to traditional calibration methods that adjust current values, a statistical element selection (SES) algorithm optimizes the selection of unary current cells via combinatorial redundancy. This SES-based self-healing method relaxes the matchi... View full abstract»

• ### An Area- and Power-Efficient $I_\mathrm{ref}$ Compensation Technique for Voltage-Mode $R-2R$ DACs

Publication Year: 2015, Page(s):656 - 660
Cited by:  Papers (2)
| | PDF (1102 KB) | HTML

Although segmented voltage-mode R - 2R digital-to-analog converters (DACs) have been widely used for high-precision DACs in static applications, its code-dependent reference current induces a code-dependent IR drop through the reference and ground wires, imposing a limitation on the linearity performance. To alleviate this problem, this brief proposes a simple way to compute the reference current ... View full abstract»

• ### Median Filter Architecture by Accumulative Parallel Counters

Publication Year: 2015, Page(s):661 - 665
| | PDF (488 KB) | HTML

The time to process each of the W/B processing blocks of a median calculation method on a set of N W-bit integers is improved here by a factor of three compared with literature. The parallelism uncovered in blocks containing B-bit slices is exploited by independent accumulative parallel counters so that the median is calculated faster than any known previous method for any N, W values. The improve... View full abstract»

• ### Efficient Coding Schemes for Fault-Tolerant Parallel Filters

Publication Year: 2015, Page(s):666 - 670
Cited by:  Papers (1)
| | PDF (534 KB) | HTML

As the complexity of communications and signal processing systems increases, so does the number of blocks or elements that they have. In many cases, some of those elements operate in parallel, performing the same processing on different signals. A typical example of those elements are digital filters. The increase in complexity also poses reliability challenges and creates the need for fault-toler... View full abstract»

• ### A 65-nm 25.1-ns 30.7-fJ Robust Subthreshold Level Shifter With Wide Conversion Range

Publication Year: 2015, Page(s):671 - 675
Cited by:  Papers (6)
| | PDF (1546 KB) | HTML

Level shifters (LS) are crucial interface circuits for multisupply voltage designs, and it is challenging to achieve both robust and efficient level conversion from subthreshold to aforementioned threshold. In this brief, we propose two circuit techniques for a novel subthreshold LS with wide conversion range. First, we introduce a novel LS circuit with NMOS-diode-based current limiter for current... View full abstract»

• ### A Cell Classifier for RRAM Process Development

Publication Year: 2015, Page(s):676 - 680
Cited by:  Papers (7)
| | PDF (875 KB) | HTML

Devices that exhibit resistive switching are promising components for future nanoelectronics with applications ranging from emerging memory to neuromorphic computing and biosensors. In this brief, we present an algorithm for identifying switchable devices, i.e., devices that can be programmed in distinct resistive states and that change their state predictably and repeatedly in response to input s... View full abstract»

• ### Exact Discrete-Time Implementation of the Mackey–Glass Delayed Model

Publication Year: 2015, Page(s):681 - 685
Cited by:  Papers (1)
| | PDF (986 KB) | HTML

The celebrated Mackey-Glass (MG) model describes the dynamics of physiological delayed systems, in which the actual evolution depends on the values of the variables at some previous times. This kind of system is usually expressed by delayed differential equations, which turn out to be infinite dimensional. In this brief, an electronic implementation mimicking the MG model is proposed. New approach... View full abstract»

• ### Feedback Modeling Using Bilateral Two Ports

Publication Year: 2015, Page(s):686 - 690
Cited by:  Papers (2)
| | PDF (521 KB) | HTML

A technique is developed for representation of any arbitrary linear network as a feedback system. It is based on the fundamental feedback model introduced by Black for systems constituted by unilateral two-port networks. The application of the model is extended to circuits consisting of bilateral two-ports. The system's feedback loop gain for any of the four possible feedback configurations is exp... View full abstract»

• ### Continuous and Discrete State Estimation for a Class of Nonlinear Switched Systems

Publication Year: 2015, Page(s):691 - 695
Cited by:  Papers (2)
| | PDF (335 KB) | HTML

This brief investigates the hybrid observer design for a class of nonlinear switched systems in which the discrete part is governed by a Petri net. The proposed hybrid observer represents a combination of a continuous observer based on the second-order sliding mode approach and a discrete one based on an unknown input observer. An illustrative example ends this brief and shows the efficiency of th... View full abstract»

• ### Stability Analysis of AC Microgrids With Constant Power Loads Based on Popov's Absolute Stability Criterion

Publication Year: 2015, Page(s):696 - 700
Cited by:  Papers (4)
| | PDF (495 KB) | HTML

This brief considers nonlinear stability analysis of ac microgrids with constant power loads (CPLs). A microgrid is a subsystem consisting of small electrical resources, local loads, and power electronic devices. It should be noted that the presence of a CPL as a sink in a microgrid results in nonlinear behavior of the microgrid. CPLs are generally connected to an ac microgrid through a controlled... View full abstract»

• ### Time-Selective Sampling Receiver for Interference Rejection

Publication Year: 2015, Page(s):701 - 705
Cited by:  Papers (4)
| | PDF (546 KB) | HTML

The use of time-selective sampling is presented as a way to significantly reduce the effect of large interferers on the sensitivity of receivers operating in a crowded spectrum. The concept assumes a discrete-time analog front end, where large distorted samples are discarded and small undistorted samples are retained for use in estimating the desired message signals. Since the retained samples are... View full abstract»

• ### Optimal Resource Allocation in Complex Communication Networks

Publication Year: 2015, Page(s):706 - 710
Cited by:  Papers (5)
| | PDF (173 KB) | HTML

With the Internet highly developed, complex communication networks are now facing the dilemma of how to use limited resources to achieve the best communication performances. In this brief, we study the resource allocation from a more comprehensive perspective where both allocating the capacities of networks and distributing the rates of traffic flows are considered. We build an optimization proble... View full abstract»

• ### Codesign of Electrically Short Antenna–Electronics Interfaces in the Receiving Mode

Publication Year: 2015, Page(s):711 - 715
| | PDF (639 KB) | HTML

The aim of this brief is to point out the importance of codesigning electrically short antenna-electronics interfaces as a way to improve the system performance. This can be achieved if both the antenna and electronic circuit designer have a common optimization target. In this brief, the codesign principles are presented for antenna systems in the receiving mode, which includes reception of wirele... View full abstract»

• ### A 2-MHz 60-W Zero-Voltage-Switching Synchronous Noninverting Buck–Boost Converter With Reduced Component Values

Publication Year: 2015, Page(s):716 - 720
Cited by:  Papers (5)
| | PDF (1793 KB) | HTML

This brief presents a high-frequency high-efficiency zero-voltage-switching (ZVS) synchronous noninverting buck-boost converter for tens-of-Watt applications. By using two pairs of small auxiliary inductors and capacitors, the proposed converter can achieve ZVS under different load currents without increasing voltage stress across power field-effect transistors. The switching power loss is thus mi... View full abstract»

• ### IEEE Circuits and Systems Society Information

Publication Year: 2015, Page(s): C3
| PDF (33 KB)

## Aims & Scope

Part I will now contain regular papers focusing on all matters related to fundamental theory, applications, analog and digital signal processing. Part II will report on the latest significant results across all of these topic areas.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief

Chi K. Michael Tse
Dept. of Electronic and Information Engineering
Hong Kong Polytechnic University
Hunghom, Hong Kong
cktse@ieee.org