IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Issue 2 • June 2014

Filter Results

Displaying Results 1 - 14 of 14
  • Table of contents

    Publication Year: 2014, Page(s): C1
    Request permission for commercial reuse | PDF file iconPDF (150 KB)
    Freely Available from IEEE
  • IEEE Journal on Emerging and Selected Topics in Circuits and Systems publication information

    Publication Year: 2014, Page(s): C2
    Request permission for commercial reuse | PDF file iconPDF (136 KB)
    Freely Available from IEEE
  • Guest Editorial: Robust and energy-secure systems

    Publication Year: 2014, Page(s):165 - 168
    Request permission for commercial reuse | PDF file iconPDF (590 KB) | HTML iconHTML
    Freely Available from IEEE
  • Converter-Gating: A Power Efficient and Secure On-Chip Power Delivery System

    Publication Year: 2014, Page(s):169 - 179
    Cited by:  Papers (14)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1227 KB) | HTML iconHTML

    Dynamic power management techniques and related voltage converter architectures are proposed to design a secure and efficient on-chip power delivery system. A new power management technique, converter-gating, that adaptively turns on and off individual stages of an interleaved switched-capacitor voltage converter based on the workload information to improve the voltage conversion efficiency is pro... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • BTI-Gater: An Aging-Resilient Clock Gating Methodology

    Publication Year: 2014, Page(s):180 - 189
    Cited by:  Papers (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1416 KB) | HTML iconHTML

    Negative- and positive bias temperature instability (N/PBTI) have become one of the most important reliability issues in modern semiconductor technology. N/PBTI-induced degradation depends heavily on workload, which causes imbalanced degradation and additional clock skew for clock distribution networks with clock gating features. In this work, we first analyze the effects of N/PBTI on clock paths ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Performance and Area Efficient ASIP for Higher-Order DPA-Resistant AES

    Publication Year: 2014, Page(s):190 - 202
    Cited by:  Papers (9)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (2119 KB) | HTML iconHTML

    Masking is a common method used in embedded systems to prevent differential power analysis (DPA) attack. However, first-order masking cannot prevent higher-order DPA attacks. To enhance security, higher-order masking should be implemented. Hardware accelerator based higher-order masking has higher performance, but it consumes large area. General purpose processor (GPP) based higher-order masking i... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits

    Publication Year: 2014, Page(s):203 - 215
    Cited by:  Papers (7)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1914 KB) | HTML iconHTML

    Cryptocircuits can be attacked by third parties using differential power analysis (DPA), which uses power consumption dependence on data being processed to reveal critical information. To protect security devices against this issue, differential logic styles with (almost) constant power dissipation are widely used. However, to use such circuits effectively for secure applications it is necessary t... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Improving Resilience to Timing Errors by Exposing Variability Effects to Software in Tightly-Coupled Processor Clusters

    Publication Year: 2014, Page(s):216 - 229
    Cited by:  Papers (5)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (2188 KB) | HTML iconHTML

    Manufacturing and environmental variations cause timing errors in microelectronic processors that are typically avoided by ultra-conservative multi-corner design margins or corrected by error detection and recovery mechanisms at the circuit-level. In contrast, we present here runtime software support for cost-effective countermeasures against hardware timing failures during system operation. We pr... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Custom MPSoC Architecture With Integrated Power Management for Real-Time Neural Signal Decoding

    Publication Year: 2014, Page(s):230 - 241
    Cited by:  Papers (7)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1313 KB) | HTML iconHTML

    Bioengineering research is posing hard challenges to digital embedded system designers. Tight real-time constraints, miniaturization, and low power are critical issues exacerbated by applications requiring the implant of electronic devices in the patient's body. Among them, neurocontrolled motor prostheses are on the cutting edge of the research in the field, requiring the real-time neural signal ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • IEEE Xplore Digital Library

    Publication Year: 2014, Page(s): 242
    Request permission for commercial reuse | PDF file iconPDF (1794 KB)
    Freely Available from IEEE
  • Open Access

    Publication Year: 2014, Page(s): 243
    Request permission for commercial reuse | PDF file iconPDF (1157 KB)
    Freely Available from IEEE
  • IEEE Journal on Emerging and Selected Topics in Circuits and Systems information for authors

    Publication Year: 2014, Page(s): 244
    Request permission for commercial reuse | PDF file iconPDF (114 KB)
    Freely Available from IEEE
  • IEEE Circuits and Systems Society Information

    Publication Year: 2014, Page(s): C3
    Request permission for commercial reuse | PDF file iconPDF (119 KB)
    Freely Available from IEEE
  • [Blank page - back cover]

    Publication Year: 2014, Page(s): C4
    Request permission for commercial reuse | PDF file iconPDF (5 KB)
    Freely Available from IEEE

Aims & Scope

The IEEE Journal on Emerging and Selected Topics in Circuits and Systems publishes special issues covering the entire Field of Interest of the IEEE Circuits and Systems Society and with particular focus on emerging areas.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Yen-Kuang Chen
Intel Corporation
Santa Clara, CA, USA
y.k.chen@ieee.org