By Topic

# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 31

Publication Year: 2014, Page(s):C1 - C4
| PDF (152 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers publication information

Publication Year: 2014, Page(s): C2
| PDF (132 KB)
• ### A 60-dB Gain OTA Operating at 0.25-V Power Supply in 130-nm Digital CMOS Process

Publication Year: 2014, Page(s):1609 - 1617
Cited by:  Papers (29)
| | PDF (1690 KB) | HTML

This paper presents a 60-dB gain bulk-driven Miller OTA operating at 0.25-V power supply in the 130-nm digital CMOS process. The amplifier operates in the weak-inversion region with input bulk-driven differential pair sporting positive feedback source degeneration for transconductance enhancement. In addition, the distributed layout configuration is used for all the transistors to mitigate the eff... View full abstract»

• ### CMOS Startup Charge Pump With Body Bias and Backward Control for Energy Harvesting Step-Up Converters

Publication Year: 2014, Page(s):1618 - 1628
Cited by:  Papers (11)
| | PDF (1565 KB) | HTML

A new low voltage charge pump is developed to help start up a step-up converter in energy harvesting applications. The proposed charge pump is the first to utilize both backward control scheme and two branches of charge transfer switches (CTSs) to direct charge flow. The backward control scheme uses the internal boosted voltage to dynamically control the CTSs' gate, and the two branches utilize bo... View full abstract»

• ### Continuous-Time Delta-Sigma Modulator Design Using the Method of Moments

Publication Year: 2014, Page(s):1629 - 1637
Cited by:  Papers (9)
| | PDF (1948 KB) | HTML

We present a technique for determining the coefficients of the loop filter in a continuous-time delta sigma modulator (CTDSM) from the corresponding discrete time prototype. The method, which is based on computing the moments of the feedback DAC pulse shape, enables the determination of loop filter coefficients to an arbitrary DAC pulse shape without resorting to z-domain analysis. This not only s... View full abstract»

• ### Applications of Body Biasing in Multistage CMOS Low-Noise Amplifiers

Publication Year: 2014, Page(s):1638 - 1647
Cited by:  Papers (4)
| | PDF (1498 KB) | HTML

Low-noise amplifiers (LNAs) are one of the important building blocks of wireless receivers. LNA design parameters such as gain, noise figure, linearity, input matching, and stability are important metrics and typically affect the overall performance of the receiver. The strong trade-offs among these design parameters often necessitate several design iterations. While many of these trade-offs are d... View full abstract»

• ### A 160-GHz Frequency-Translation Phase-Locked Loop With RSSI Assisted Frequency Acquisition

Publication Year: 2014, Page(s):1648 - 1655
Cited by:  Papers (5)
| | PDF (2652 KB) | HTML

A 160-GHz frequency-translation PLL with tuning range from 156.4 GHz to 159.2 GHz is presented. Sub-THz 1/9 prescaler is replaced by a 3rd harmonic mixer incorporating a frequency tripler for frequency down conversion. A transformer-based VCO is utilized to alleviate capacitive and resistive load associated with varactor and succeeding buffer stages. Frequency acquisition is assisted by received s... View full abstract»

• ### A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer

Publication Year: 2014, Page(s):1656 - 1665
Cited by:  Papers (22)
| | PDF (2416 KB) | HTML

Wide-range level shifters play critical roles in ultra- low-voltage circuits and systems. Although state-of-the-art level shifters can convert a subthreshold voltage to the standard supply voltage, they may have limited operating ranges, which restrict the flexibility of dynamic voltage scaling. Therefore, this paper presents a novel level shifter, of which the operating range is from a deep subth... View full abstract»

• ### Current Mode Image Sensor With Improved Linearity and Fixed-Pattern Noise

Publication Year: 2014, Page(s):1666 - 1674
Cited by:  Papers (1)
| | PDF (2290 KB) | HTML

Current mode active pixel sensors convert light intensity into an analog output current. A current mode image sensor enables simple implementation of focal plane algebraic functions but suffers from poor linearity and large fixed-patten noise. This paper analyzes the causes of the non-linearity of a current-mode image sensor including a theoretical derivation and numerical simulation. Previously r... View full abstract»

• ### Extended Noise Shaping in Sigma-Delta Modulator Using Cross-Coupled Paths

Publication Year: 2014, Page(s):1675 - 1686
Cited by:  Papers (6)
| | PDF (2970 KB) | HTML

In this paper, combined with time-interleaving, noise coupling is used to achieve considerable improvement in the performance of sigma-delta modulator. Two types of noise-coupling, unextended and extended coupling, are presented for N-path architecture based on first-order sigma-delta modulator which can enhance the effective order of noise shaping without significant overhead. In the general cond... View full abstract»

• ### Design of Reverse Converters for General RNS Moduli Sets ${ 2^{k}, 2^{n}-1, 2^{n}+1, 2^{n+1}-1 }$ and ${ 2^{k}, 2^{n}-1, 2^{n}+1, 2^{n-1}-1 }$ ($n$ even)

Publication Year: 2014, Page(s):1687 - 1700
Cited by:  Papers (9)
| | PDF (3618 KB) | HTML

This paper presents the design methods of residue-to-binary (reverse) converters for two 4-moduli sets {2k, 2n-1, 2n+1, 2n+1-1} and {2k, 2n-1, 2n+1, 2n-1-1} for the pairs of positive integers n (n even) and arbitrary k > 0, which provide flexible dynamic ranges for the residue number system (RNS). These two ... View full abstract»

• ### Fault Injection Modeling Attacks on 65 nm Arbiter and RO Sum PUFs via Environmental Changes

Publication Year: 2014, Page(s):1701 - 1713
Cited by:  Papers (12)
| | PDF (1509 KB) | HTML

Physically Unclonable Functions (PUFs) are emerging as hardware security primitives. So-called strong PUFs provide a mechanism to authenticate chips which is inherently unique for every manufactured sample. To prevent cloning, modeling of the challenge-response pair (CRP) behavior should be infeasible. Machine learning (ML) algorithms are a well-known threat. Recently, repeatability imperfections ... View full abstract»

• ### An Analytical Delay Model for Mechanical Stress Induced Systematic Variability Analysis in Nanoscale Circuit Design

Publication Year: 2014, Page(s):1714 - 1726
Cited by:  Papers (3)
| | PDF (2794 KB) | HTML

Strain engineering for performance enhancement is an integral part of a state-of-the-art CMOS process flow. However, use of stressors makes the performance of CMOS devices layout dependent. Performance variability arising due to the use of stressor materials is often referred to as Layout Dependent Effect (LDE) variability. The existing delay models do not take LDE into consideration and, therefor... View full abstract»

• ### Improved 8-Point Approximate DCT for Image and Video Compression Requiring Only 14 Additions

Publication Year: 2014, Page(s):1727 - 1740
Cited by:  Papers (20)
| | PDF (3132 KB) | HTML

Video processing systems such as HEVC requiring low energy consumption needed for the multimedia market has lead to extensive development in fast algorithms for the efficient approximation of 2-D DCT transforms. The DCT is employed in a multitude of compression standards due to its remarkable energy compaction properties. Multiplier-free approximate DCT transforms have been proposed that offer sup... View full abstract»

• ### Dynamic Variability Monitoring Using Statistical Tests for Energy Efficient Adaptive Architectures

Publication Year: 2014, Page(s):1741 - 1754
Cited by:  Papers (2)
| | PDF (2977 KB) | HTML

Power efficiency of embedded systems is a tremendous challenge within the context of platforms with limited power-budget and high computational performance. These conflicting design objectives can be met if both the clock frequency and the supply voltage are dynamically controlled with respect to the ongoing application requirement. As a result, a new trend has appeared in the design of MultiProce... View full abstract»

• ### Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms

Publication Year: 2014, Page(s):1755 - 1765
Cited by:  Papers (25)
| | PDF (2411 KB) | HTML

Advanced computing systems suffer from high static power due to the rapidly rising leakage currents in deep sub-micron MOS technologies. Fast access non-volatile memories (NVM) are under intense investigation to be integrated in Flip-Flops or computing memories to allow system power-off in standby state and save power. Spin Transfer Torque MRAM (STT-MRAM) is considered the most promising NVM to ad... View full abstract»

• ### Add-Equalize Structures for Linear-Phase Nyquist FIR Filter Interpolators and Decimators

Publication Year: 2014, Page(s):1766 - 1777
Cited by:  Papers (3)
| | PDF (2354 KB) | HTML

This paper introduces add-equalize structures for the implementation of linear-phase Nyquist (M th-band) finite-length impulse response (FIR) filter interpolators and decimators. The paper also introduces a systematic design technique for these structures based on iteratively reweighted ℓ1-norm minimization. In the proposed structures, the polyphase components share common parts ... View full abstract»

• ### Finite-Time Synchronization of a Class of Second-Order Nonlinear Multi-Agent Systems Using Output Feedback Control

Publication Year: 2014, Page(s):1778 - 1788
Cited by:  Papers (46)
| | PDF (3544 KB) | HTML

This paper considers the problem of finite-time synchronization for a class of second-order nonlinear multi-agent systems with a leader-follower architecture. By using the finite-time control technique and homogenous systems theory, a finite-time state feedback controller is first proposed. Then to address the lack of velocity measurement, a finite-time convergent observer is constructed to estima... View full abstract»

• ### Input-to-State Stability for Nonlinear Systems With Large Delay Periods Based on Switching Techniques

Publication Year: 2014, Page(s):1789 - 1800
Cited by:  Papers (16)
| | PDF (4520 KB) | HTML

The paper is concerned with the problem of input-to-state stability (ISS) for nonlinear delay systems with large delay periods (LDP). The concepts of the length rate of LDP and the frequency of LDP are introduced. First the considered system is converted into a switched delay system which may include an unstable subsystem. Then based on a piecewise Lyapunov functional, the ISS properties of the sy... View full abstract»

• ### Synchronization of Identical Linear Systems and Diffusive Time-Delayed Couplings

Publication Year: 2014, Page(s):1801 - 1814
Cited by:  Papers (4)
| | PDF (3830 KB) | HTML

We study the problem of controlled network synchronization for a class of identical linear systems. The systems are interconnected through static and dynamic diffusive couplings with time-delays. In particular, we derive conditions on the systems, on the couplings, on the time-delay, and on the network topology that guarantee global synchronization of the systems. Diffusive time-delayed dynamic co... View full abstract»

• ### Model Order Reduction of Time-Delay Systems Using a Laguerre Expansion Technique

Publication Year: 2014, Page(s):1815 - 1823
Cited by:  Papers (9)
| | PDF (1753 KB) | HTML

The demands for miniature sized circuits with higher operating speeds have increased the complexity of the circuit, while at high frequencies it is known that effects such as crosstalk, attenuation and delay can have adverse effects on signal integrity. To capture these high speed effects a very large number of system equations is normally required and hence model order reduction techniques are re... View full abstract»

• ### Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems

Publication Year: 2014, Page(s):1824 - 1835
Cited by:  Papers (13)
| | PDF (2482 KB) | HTML

Turbo decoders for modern wireless communication systems have to support high throughput over a wide range of code rates. In order to support the peak throughputs specified by modern standards, parallel turbo-decoding has become a necessity, rendering the corresponding VLSI implementation a highly challenging task. In this paper, we explore the implementation trade-offs of parallel turbo decoders ... View full abstract»

• ### A 90 nm-CMOS IR-UWB BPSK Transmitter With Spectrum Tunability to Improve Peaceful UWB-Narrowband Coexistence

Publication Year: 2014, Page(s):1836 - 1848
Cited by:  Papers (1)
| | PDF (3255 KB) | HTML

A new ultra wideband (UWB) pulse generator covering a -10 dB bandwidth of 2.4-4.6 GHz with a tunable center frequency of 5-5.6 GHz to mitigate coexistence issues of impulse radio UWB (IR-UWB) systems and IEEE802.11.a WLAN or other narrowband (NB) systems in 90 nm-CMOS technology is proposed. The UWB pulse is generated based on frequency up-conversion of the first derivative of the Gaussian pulse, ... View full abstract»

• ### Blind Self-Calibration Technique for I/Q Imbalances and DC-Offsets

Publication Year: 2014, Page(s):1849 - 1859
Cited by:  Papers (4)
| | PDF (3329 KB) | HTML

The gain/phase imbalances and DC-offsets in the in-phase and quadrature branches in direct conversion transmitters (DCTs) are main sources of errors, especially at microwave frequencies and above. These impairments distort the spectrum of the transmitted signal and degrade the communications performance. In this paper, a blind technique based on higher order statistics is proposed to estimate the ... View full abstract»

• ### A Lattice Reduction-Aided MIMO Channel Equalizer in 90 nm CMOS Achieving 720 Mb/s

Publication Year: 2014, Page(s):1860 - 1871
Cited by:  Papers (9)
| | PDF (2048 KB) | HTML

In this paper, a VLSI implementation of a complete MIMO channel equalization ASIC based on lattice reduction-aided linear detection is presented. The architecture performs preprocessing steps at channel rate and low-complexity linear data detection at symbol rate. Preprocessing is based on Seysen's algorithm for lattice reduction. We present algorithmic improvements of the lattice reduction prepro... View full abstract»

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief

Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK