By Topic

IEEE Design & Test of Computers

Issue 2 • April 2012

Filter Results

Displaying Results 1 - 25 of 33
  • [Front cover]

    Publication Year: 2012, Page(s): C1
    Request permission for commercial reuse | PDF file iconPDF (997 KB)
    Freely Available from IEEE
  • IEEE Xplore Digital Library [advertisement]

    Publication Year: 2012, Page(s): C2
    Request permission for commercial reuse | PDF file iconPDF (1625 KB)
    Freely Available from IEEE
  • IEEE Design & Test of Computers publication information

    Publication Year: 2012, Page(s): 1
    Request permission for commercial reuse | PDF file iconPDF (62 KB)
    Freely Available from IEEE
  • Table of contents

    Publication Year: 2012, Page(s): 2
    Request permission for commercial reuse | PDF file iconPDF (59 KB)
    Freely Available from IEEE
  • Departments [Table of Contents]

    Publication Year: 2012, Page(s): 3
    Request permission for commercial reuse | PDF file iconPDF (179 KB)
    Freely Available from IEEE
  • Standards, Interoperability, and Innovation in a Disaggregated IC Industry

    Publication Year: 2012, Page(s): 4
    Request permission for commercial reuse | PDF file iconPDF (95 KB) | HTML iconHTML
    Freely Available from IEEE
  • Guest Editors' Introduction: Special Issue on EDA Industry Standards

    Publication Year: 2012, Page(s):5 - 7
    Request permission for commercial reuse | PDF file iconPDF (59 KB) | HTML iconHTML
    Freely Available from IEEE
  • Abstraction and Standardization in Hardware Design

    Publication Year: 2012, Page(s):8 - 13
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (318 KB) | HTML iconHTML

    Levels of abstraction in design are explained in a very easy-to-understand style. Initially, the article focuses on the mechanics behind the abstraction principles and abstraction levels in the electronic design. It also takes into account the effect technology development has on the evolution of abstraction. Abstractions such as RTL, TLM and high-level design are reviewed. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An Overview of Open SystemC Initiative Standards Development

    Publication Year: 2012, Page(s):14 - 22
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (320 KB) | HTML iconHTML

    This article describes the major motivation for development of SystemC standards and provides a good overview of the same. The six working groups are described. System designers, especially those with a background in System Verilog can gain a good basic understanding of system verification using System C. As such it can be a stepping stone to building a bridge between SystemC and System Verilog. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • SystemVerilog Assertions: Past, Present, and Future SVA Standardization Experience

    Publication Year: 2012, Page(s):23 - 31
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (289 KB) | HTML iconHTML

    This paper provides insight into the development of System Verilog Assertions standardization efforts. Specifically it covers the evolution from Accellera 3.1a version to its current state of standardization (the upcoming SVA2012 release). Insight into the new features, changes and the reasons for the same exposes users of SVA to the direction the standard is evolving. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Understanding the Accellera SCE-MI Transaction Pipes

    Publication Year: 2012, Page(s):32 - 43
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1247 KB) | HTML iconHTML

    Mixed platform for IP verification has become an increasingly important topic and the SCE-MI standard aims to solve communication issue between software and hardware parts of the platform. This paper is directed primarily towards infrastructure developers to better understand the SCE-MI standard. Different configurations of the transaction pipes are described. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • OpenAccess: Standard and Practices

    Publication Year: 2012, Page(s):44 - 52
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (693 KB) | HTML iconHTML

    This paper discusses the details of the OpenAccess API standard and reference database, such as, Embedded Module Hierarchy and oaConstraint class hierarchy through which foundry rules are represented in OpenAccess. It provides details on performance and discusses native support for multi-threading. Comparative results are presented on the merits of compressing the database. It also discusses the O... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Interoperable Design Constraints for Custom IC Design

    Publication Year: 2012, Page(s):53 - 61
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (467 KB) | HTML iconHTML

    This paper presents the details of analog design constraints that are defined to enable interoperability between analog tools from different providers. They are focused on the implementation phase of a design to enable automatic layout generation. These constraints are based on OpenAccess and are design specific, as opposed to process constraints that are defined by the semiconductor manufacturers... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Low-Power Design Using the Si2 Common Power Format

    Publication Year: 2012, Page(s):62 - 70
    Cited by:  Papers (2)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (459 KB) | HTML iconHTML

    This paper covers details of the Common Power Format (CPF) standard which is used for expressing power intent for IC design to minimize power consumption. It presents the key underlying concepts in the standard, such as, power domains and power nodes. It provides a simple example to show how power intent is expressed. It then discusses how power intent can be expressed in a layered manner to cover... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Leakage Power Contributor Modeling

    Publication Year: 2012, Page(s):71 - 78
    Cited by:  Papers (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (430 KB) | HTML iconHTML

    Low-power or power-aware design is one of the greatest challenges facing the semiconductor industry. The fidelity of low power design is dependent on the accuracy of power modeling across a wide range of PVT values. This paper describes an alternative “power contributor”based approach to cell leakage characterization that exploits inherent separability of power consumption for differ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Reusing and Retargeting On-Chip Instrument Access Procedures in IEEE P1687

    Publication Year: 2012, Page(s):79 - 88
    Cited by:  Papers (15)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1139 KB) | HTML iconHTML

    This paper discusses the reuse and retargeting of test instruments and test patterns using the IEEE P1687 standard in an era where reuse of existing functional elements and integration of IP blocks is accelerating rapidly. It briefly discusses the deficiencies of existing 1149.1 (JTAG) and 1500 standards and demonstrates how the new standard, P1687, plugs these exposures by specifying JTAG as an o... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Standards and Collaboration Perspectives: Yesterday, Today, and Tomorrow [Perspectives]

    Publication Year: 2012, Page(s):89 - 92
    Request permission for commercial reuse | PDF file iconPDF (93 KB)
    Freely Available from IEEE
  • IEEE Xplore Digital Library [advertisement]

    Publication Year: 2012, Page(s): 93
    Request permission for commercial reuse | PDF file iconPDF (789 KB)
    Freely Available from IEEE
  • Call for papers

    Publication Year: 2012, Page(s): 94
    Request permission for commercial reuse | PDF file iconPDF (43 KB)
    Freely Available from IEEE
  • IEEE Xplore Digital Library [advertisement]

    Publication Year: 2012, Page(s): 95
    Request permission for commercial reuse | PDF file iconPDF (799 KB)
    Freely Available from IEEE
  • Too Much Automation?

    Publication Year: 2012, Page(s):96 - 98
    Request permission for commercial reuse | PDF file iconPDF (147 KB) | HTML iconHTML
    Freely Available from IEEE
  • IEEE Xplore Digital Library [advertisement]

    Publication Year: 2012, Page(s): 99
    Request permission for commercial reuse | PDF file iconPDF (1672 KB)
    Freely Available from IEEE
  • Managing complex boundary-scan operations

    Publication Year: 2012, Page(s):100 - 102
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (76 KB)

    The IEEE 1149.1 Standard for Test Access Port and Boundary-Scan Architecture was approved and released in 1990. Since that time, there have been two supplements and one revision to the standard. A second revision is currently in process. The 1149.1 standard was originally developed to address board level test access issues while at the same time enabling access to test logic inside the device. As ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • IEEE Xplore Digital Library [advertisement]

    Publication Year: 2012, Page(s): 103
    Request permission for commercial reuse | PDF file iconPDF (1414 KB)
    Freely Available from IEEE
  • IEEE Design and Test Call for Papers: Special Issue on Practical Parallel EDA [CEDA Currents]

    Publication Year: 2012, Page(s):104 - 105
    Request permission for commercial reuse | PDF file iconPDF (116 KB)
    Freely Available from IEEE

Aims & Scope

This Periodical ceased production in 2012. The current retitled publication is IEEE Design & Test.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Krishnendu Chakrabarty