Issue 8 • Date Aug. 2012
Filter Results
-
Table of contents
|
PDF (264 KB)
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems society information
|
PDF (35 KB)
-
MARS: Matching-Driven Analog Sizing
|
PDF (6956 KB)
-
TCEC: Temperature and Energy-Constrained Scheduling in Real-Time Multitasking Systems
|
PDF (2480 KB)
-
FIR Filter Synthesis Based on Interleaved Processing of Coefficient Generation and Multiplier-Block Synthesis
|
PDF (2330 KB)
-
Time-Domain Analysis of Large-Scale Circuits by Matrix Exponential Method With Adaptive Control
|
PDF (4823 KB)
-
TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC
|
PDF (22259 KB)
-
-
Variation-Aware Clock Network Design Methodology for Ultralow Voltage (ULV) Circuits
|
PDF (17701 KB)
-
A Dynamically Adjusting Gracefully Degrading Link-Level Fault-Tolerant Mechanism for NoCs
|
PDF (8784 KB)
-
Automatic TLM Fault Localization for SystemC
|
PDF (3612 KB)
-
On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation
|
PDF (4676 KB)
-
Testability-Driven Statistical Path Selection
|
PDF (2655 KB)
-
-
-
-
IEEE copyright form
|
PDF (1564 KB)
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems publication information
|
PDF (34 KB)
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors
|
PDF (25 KB)
Aims & Scope
Contains articles on methods, algorithms, and human-machine interfaces for physical and logical design, including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, and documentation of integrated-circuit and systems designs of all complexities.
Meet Our Editors
Editor-in-Chief
Sachin Sapatnekar
University of Minnesota
Dept. of Electrical and Computer Engineering
4-174 Keller Hall, 200 Union Street SE
Minneapolis, MN 55455 55455 USA
sachin@umn.edu


