Issue 1 • Date Jan.-June 2012
Filter Results
-
[Front cover and table of contents]
|
PDF (129 KB)
-
[Cover2]
|
PDF (190 KB)
-
-
-
-
A High-Level Power Model for MPSoC on FPGA
|
PDF (267 KB)
-
An Overview of Static Pipelining
|
PDF (145 KB)
-
Cache Impacts of Datatype Acceleration
|
PDF (101 KB)
-
2011 Reviewers List
|
PDF (24 KB)
-
There now is a quick and easy way to find out about our collection of Transactions [Advertisement]
|
PDF (339 KB)
-
Advertisement - Conference Publishing Services (CPS)
|
PDF (185 KB)
-
2011 Annual Index
|
PDF (55 KB)
-
[Cover3]
|
PDF (190 KB)
-
IEEE Computer Society [Back cover]
|
PDF (129 KB)
Aims & Scope
IEEE Computer Architecture Letters covers areas of uni- and multiprocessor computer systems, computer architecture, microarchitecture, workload characterization, performance evaluation and simulation techniques, and power-aware computing.
Meet Our Editors
Editor-in-Chief
Kevin Skadron
Department of Computer Science
School of Engineering and Applied Science
University of Virginia


