By Topic

IET Computers & Digital Techniques

Issue 6 • Date November 2011

Filter Results

Displaying Results 1 - 6 of 6
  • Selected papers from the 10th International Conference on Application of Concurrency to System Design (ACSD 2010) [Editorial]

    Publication Year: 2011, Page(s):425 - 426
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (87 KB)

    The articles in this Special Issue of IET Computers & Digital Techniques are revised and extended versions of selected papers presented at the 10th International Conference on Application of Concurrency to System Design (ACSD'10) held in Braga, Portugal, on 21–25 June 2010. The ACSD conference series serves a forum for disseminating theoretical results, advanced methods and tools for the de... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Encoding of processor instruction sets with explicit concurrency control

    Publication Year: 2011, Page(s):427 - 439
    Cited by:  Papers (4)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (767 KB)

    There is a critical need for design automation in microarchitectural modelling and synthesis. One of the areas which lacks the necessary automation support is synthesis of instruction codes targeting various design optimality criteria. This paper aims to fill this gap by providing a set of formal methods and a software tool for synthesis of instruction codes given the description of a processor as... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Signal transition graph decomposition: internal communication for speed independent circuit implementation

    Publication Year: 2011, Page(s):440 - 451
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (841 KB)

    Logic synthesis of speed independent circuits based on signal transition graph (STG) decomposition is a promising approach to tackle complexity problems like state-space explosion. Unfortunately, decomposition can result in components that in isolation have irreducible complete state coding conflicts. In earlier work, the authors showed how to resolve such conflicts by introducing internal communi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Routing of asynchronous Clos networks

    Publication Year: 2011, Page(s):452 - 467
    Cited by:  Papers (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1543 KB)

    Clos networks provide theoretically optimal solution to build high-radix switches. Dynamically reconfiguring a three-stage Clos network is more difficult in asynchronous circuits than in synchronous circuits. This study proposes a novel asynchronous dispatching (AD) algorithm for general three-stage Clos networks. It is compared with the classic synchronous concurrent round-robin dispatching (CRRD... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Long-run order-independence of vector-based transition systems

    Publication Year: 2011, Page(s):468 - 478
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (292 KB)

    Semantics of many specification languages, particularly those used in the domain of hardware, is described in terms of vector-based transition systems. In such transition systems, each macro-step transition is labeled by a vector of inputs in which several inputs may change simultaneously. Each macro-step can thus be decomposed into a number of micro-steps, considering one input change at a time. ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Efficient model checking of PSL safety properties

    Publication Year: 2011, Page(s):479 - 492
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (405 KB)

    Safety properties are an important class of properties, as in the industrial use of model checking, a large majority of the properties to be checked are safety properties. This work presents an efficient approach to model check safety properties expressed in PSL (IEEE Std 1850 Property Specification Language), an industrial property specification language. The approach can also be used as a sound ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

IET Computers & Digital Techniques publishes technical papers describing recent research and development work in all aspects of digital system-on-chip design and test of electronic and embedded systems.

Full Aims & Scope

Meet Our Editors

IET Research Journals
iet_cdt@theiet.org