By Topic

# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 27

Publication Year: 2011, Page(s):C1 - C4
| PDF (43 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers publication information

Publication Year: 2011, Page(s): C2
| PDF (39 KB)
• ### Guest Editorial Special Issue on ISCAS 2010

Publication Year: 2011, Page(s): 1457
| PDF (23 KB) | HTML
• ### A Low Power Impulse Radio Design for Body-Area-Networks

Publication Year: 2011, Page(s):1458 - 1469
Cited by:  Papers (25)  |  Patents (1)
| | PDF (1818 KB) | HTML

This paper presents a low power radio design tailored to the short distance, low data rate application of body area networks. In our analysis we consider a comparison between traditional continuous wave radios and ultra wide band impulse radios for this application space. We analyze the energy/bit requirement for each of the architectures and discuss how a duty-cycled radio is better suited to low... View full abstract»

• ### A Low-Power and Flexible Energy Detection IR-UWB Receiver for RFID and Wireless Sensor Networks

Publication Year: 2011, Page(s):1470 - 1482
Cited by:  Papers (33)
| | PDF (2614 KB) | HTML

This paper presents an energy detection Impulse Radio Ultra-Wideband (IR-UWB) receiver for Radio Frequency Identification (RFID) and Wireless Sensor Networks (WSN) applications. An Application-Specific Integrated Circuit (ASIC) consisting of a 3-5 GHz analog front-end, a timing circuit and a high speed baseband controller is implemented in a 90 nm standard CMOS technology. A Field-Programmable Gat... View full abstract»

• ### On Pulse Position Modulation and Its Application to PLLs for Spur Reduction

Publication Year: 2011, Page(s):1483 - 1496
Cited by:  Papers (6)  |  Patents (1)
| | PDF (924 KB) | HTML

Randomizing the positions of charge pump current pulses in a PLL breaks their periodicity and redistributes the reference spurs into broadband noise. Closed form expressions for the power spectral density (PSD) of pulse position modulated (PPM) signals are derived and intuitive explanations for the results are given. The redistributed noise has a high-pass shape and does not affect the close in ph... View full abstract»

• ### State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS

Publication Year: 2011, Page(s):1497 - 1510
Cited by:  Papers (28)  |  Patents (2)
| | PDF (1208 KB) | HTML

The past several years have successfully brought all-digital techniques to the RF frequency synthesis, which could arguably be considered one of the last strong bastions of the traditionally-analog design approaches. With their high sensitivity and high dynamic range requirements, the RF circuits have long had a good excuse to avoid any possible source of digital switching activity. With the const... View full abstract»

• ### A Cyclic Vernier TDC for ADPLLs Synthesized From a Standard Cell Library

Publication Year: 2011, Page(s):1511 - 1517
Cited by:  Papers (20)
| | PDF (870 KB) | HTML

This paper presents a cyclic Vernier time-to-digital converter (TDC) with digitally controlled oscillators (DCOs), targeted for a synthesizable all-digital phase locked loop (ADPLL). All functional blocks in the TDC are implemented with digital standard cells and placed-and-routed (P&R) by automatic design tools; thus, the TDC is portable and scalable to other process technologies. The effect ... View full abstract»

• ### Design Techniques for Wideband Discrete-Time Delta-Sigma ADCs With Extra Loop Delay

Publication Year: 2011, Page(s):1518 - 1530
Cited by:  Papers (12)
| | PDF (1603 KB) | HTML

Novel implementation techniques, such as the use of direct-charge-transfer stage, noise coupling, and dynamic element matching can improve the performance of wideband ΔΣ ADCs. However, they introduce extra loop delay, which compromises the low-distortion property and even the loop stability. This paper shows how the addition of independent feedback and feed-forward branches to the lo... View full abstract»

• ### A Fully Integrated and Reconfigurable Architecture for Coherent Self-Testing of High Speed Analog-to-Digital Converters

Publication Year: 2011, Page(s):1531 - 1541
Cited by:  Papers (5)
| | PDF (1912 KB) | HTML

This paper presents a reconfigurable architecture for coherent built-in self-testing (BIST) of high speed analog-to-digital converters (ADCs) with moderate resolutions. The proposed system is suited to be fully integrated with the ADC and, besides a low jitter clock reference, no other external high quality generators are required. The complete system comprises two synchronized phase-locked loops ... View full abstract»

• ### A Sub-500 mV Highly Efficient Active Rectifier for Energy Harvesting Applications

Publication Year: 2011, Page(s):1542 - 1550
Cited by:  Papers (39)
| | PDF (1004 KB) | HTML

This paper presents a highly efficient, ultra-low-voltage active full wave rectifier. A two-stage concept is used including a first passive stage and only one active diode as second stage. A bulk-input comparator working in the subthreshold region is used to drive the switch of the active diode. The voltage drop over the rectifier is some tens of millivolt, which results in voltage and power effic... View full abstract»

• ### Harvesting Ambient Kinetic Energy With Switched-Inductor Converters

Publication Year: 2011, Page(s):1551 - 1560
Cited by:  Papers (11)
| | PDF (1124 KB) | HTML

The potential application space for miniaturized systems like wireless microsensors is expansive, from reconnaissance mission work and remote sensors to biomedical implants and disposable consumer products. Conforming to microscale dimensions, however, constrains energy and power to such an extent that sustaining critical power-hungry functions like wireless communication is problematical. Harvest... View full abstract»

• ### A 400 $\mu$ W Hz-Range Lock-In A/D Frontend Channel for Infrared Spectroscopic Gas Recognition

Publication Year: 2011, Page(s):1561 - 1568
Cited by:  Papers (4)
| | PDF (835 KB) | HTML

This paper presents a low-power and fully integrated frontend channel for long-wave infrared spectroscopic gas recognition. The proposed channel circuitry includes: input sensor biasing, sub-Hz high-pass filtering and pre-amplification, differential blind cancellation, and lock-in A/D conversion. The proposed CMOS circuits make extensive use of transistor subthreshold operation and digital program... View full abstract»

• ### A CMOS Single-Chip Gas Recognition Circuit for Metal Oxide Gas Sensor Arrays

Publication Year: 2011, Page(s):1569 - 1580
Cited by:  Papers (33)
| | PDF (2379 KB) | HTML

This paper presents a CMOS single-chip gas recognition circuit, which encodes sensor array outputs into a unique sequence of spikes with the firing delay mapping the strength of the stimulation across the array. The proposed gas recognition circuit examines the generated spike pattern of relative excitations across the population of sensors and looks for a match within a library of 2-D spatio-temp... View full abstract»

• ### Event-Based Pixel Sensitive to Changes of Color and Brightness

Publication Year: 2011, Page(s):1581 - 1590
Cited by:  Papers (18)
| | PDF (1594 KB) | HTML

Vision sensors whose pixels asynchronously generate informative output events are gathering increasing interest because they can reduce the data latency, rate, and redundancy, while also increasing dynamic range. This paper proposes such a dynamic vision sensor (DVS) pixel which is aimed at color vision (cDVS). The pixel combines subthreshold continuous time analog circuits with event-driven switc... View full abstract»

• ### A Two-Stage Fully Differential Inverter-Based Self-Biased CMOS Amplifier With High Efficiency

Publication Year: 2011, Page(s):1591 - 1603
Cited by:  Papers (32)
| | PDF (1735 KB) | HTML

A two-stage fully differential CMOS amplifier comprising inverters as input structures and employing self-biasing techniques is presented. The proposed amplifier benefits from an optimum compensation through time-domain optimization which permits achieving high energy efficiency. Moreover, it achieves the highest efficiency of its class and although it relies on a quasi-class-A topology, it is com... View full abstract»

• ### Using Floating Gate and Quasi-Floating Gate Techniques for Rail-to-Rail Tunable CMOS Transconductor Design

Publication Year: 2011, Page(s):1604 - 1614
Cited by:  Papers (25)
| | PDF (1215 KB) | HTML

Floating-gate and quasi-floating gate MOS transistors can be efficiently employed to design CMOS transconductors. These transistors allow achievement of relevant features in a compact and simple way, such as rail-to-rail input range, continuous transconductance tuning, and class AB operation. This paper illustrates how these techniques can be applied by employing them in the design of two transcon... View full abstract»

• ### Analysis and Design of a Low-Voltage, Low-Power, High-Precision, Class-AB Current-Mode Subthreshold CMOS Sample and Hold Circuit

Publication Year: 2011, Page(s):1615 - 1626
Cited by:  Papers (9)
| | PDF (636 KB) | HTML

This paper proposes the design of a current-mode sample and hold circuit using subthreshold MOSFETs. The proposed circuit combines negative feedback and the compressive I-V characteristic of a class-AB weak inversion transconductor to achieve low switching error, high signal-to-noise ratio and high dynamic range from a low supply voltage and very low current consumption. The paper al... View full abstract»

• ### Design of Discrete-Valued Linear Phase FIR Filters in Cascade Form

Publication Year: 2011, Page(s):1627 - 1636
Cited by:  Papers (13)
| | PDF (2209 KB) | HTML

Digital filters in cascade form enjoy many advantages over their equivalent single-stage realizations in that lower coefficient sensitivity, higher throughput, reduced computational and smaller implementation cost can be achieved. However, the numerical design and optimization of such structure are of much more difficulty than the single-stage case if the filter coefficients are restricted to be o... View full abstract»

• ### On the Synchronization Condition for Superharmonic Coupled QVCOs

Publication Year: 2011, Page(s):1637 - 1646
Cited by:  Papers (17)
| | PDF (516 KB) | HTML

A steady-state nonlinear analysis of quadrature voltage-controlled oscillators (QVCOs) comprising two VCOs mutually coupled at their second-harmonic frequency through a direct coupling circuit is presented. The analysis is based on an accurate prediction of the behavior of each VCO, which is analyzed separately as an injection locked oscillator taking into account both higher order harmonics of th... View full abstract»

• ### A Bio-Inspired Cochlear Heterodyning Architecture for an RF Fovea

Publication Year: 2011, Page(s):1647 - 1660
Cited by:  Papers (3)
| | PDF (1566 KB) | HTML

We discuss the use of cochlear models for spectrum analysis at radio frequencies. We describe performance characteristics of such models, including noise, dynamic range, and frequency resolution. We show that the addition of phase information improves frequency estimation as compared to the use of amplitude information alone. In particular, the use of both amplitude and phase information in a nove... View full abstract»

• ### Type-Based Group Delay Equalization Technique

Publication Year: 2011, Page(s):1661 - 1670
Cited by:  Papers (2)
| | PDF (2581 KB) | HTML

This paper presents a patented type-based group- delay equalization technique to compensate for in-band group- delay distortion typically existing in analog/RF filter circuits. The underlining principle is that for a given modulation scheme and pulse-shaping function, the modulated signal has a unique statistical distribution, and that when the modulated signal passes through a circuit, any in-ban... View full abstract»

• ### Dual Modulation Technique for High Efficiency in High-Switching Buck Converters Over a Wide Load Range

Publication Year: 2011, Page(s):1671 - 1680
Cited by:  Papers (12)
| | PDF (1785 KB) | HTML

A dual modulation technique to improve power conversion efficiency with minimal increase in output voltage ripple is presented. The worsening switching noise caused by parasitic resistance and inductance due to high-switching operation can also be alleviated by the proposed ac ripple detector. Furthermore, the dual modulation method can speed up the load transient response since the switching freq... View full abstract»

• ### IEEE Transactions on Circuits and Systems—I: Regular Papers Information for authors

Publication Year: 2011, Page(s): 1681
| PDF (117 KB)

Publication Year: 2011, Page(s): 1682
| PDF (223 KB)

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief

Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK