By Topic

IEE Proceedings G - Circuits, Devices and Systems

Issue 5 • Date Oct. 1990

Filter Results

Displaying Results 1 - 10 of 10
  • Analytical determination of output resistance and DC matching errors in MOS current mirrors

    Publication Year: 1990, Page(s):397 - 404
    Cited by:  Papers (17)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (575 KB)

    A new technique for the analytical determination of output resistance and current ratio or DC matching errors in MOS current mirrors is presented, emphasising, in comparison four types of frequently used circuit: the simple current mirror, the Wilson current mirror, the improved Wilson current mirror and the cascode current mirror. Formulas that precisely describe the performance parameters are de... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Electrical characterisation of the insulating property of Ta/sub 2/O/sub 5/ in Al-Ta/sub 2/O/sub 5/-SiO/sub 2/-Si capacitors by a low-frequency C/V technique

    Publication Year: 1990, Page(s):390 - 396
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (491 KB)

    The measurement of equivalent low-frequency capacitance is used as an efficient method to monitor the insulating properties of Ta/sub 2/O/sub 5/ in Al-Ta/sub 2/O/sub 5/-SiO/sub 2/-Si (MTOS) structures. It is found however, that MTOS devices having normal high-frequency C/V characteristics can have significantly different behaviour at low frequencies. A technique is proposed in this work that enabl... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Computation of prime factor DFT and DHT/DCCT algorithms using cyclic and skew-cyclic bit-serial semisystolic IC convolvers

    Publication Year: 1990, Page(s):373 - 389
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1173 KB)

    The authors present the results of a study of the use of cyclic and skew-cyclic convolvers for the evaluation of the subspace discrete Fourier transforms (DFT) and discrete Hartley transform (DHT) modules resulting from a prime factor decomposition of the DFT and the DHT/discrete cas-cas transform (DCCT), respectively. The method of Rader (1968) is employed to convert the subspace DFT/DHT modules ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Synthesis of efficient low-order FIR filters from primitive sections

    Publication Year: 1990, Page(s):367 - 372
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (457 KB)

    A synthesis procedure for low-order FIR filters based on the cascading of computationally simple (and in some cases very computationally efficient) primitive sections is described. An integer programming approach effectively yields an optimal factorisation of a low-order transfer function H(z) that satisfies the filter specification and, hence, yields also an optimal cascade of available primitive... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • 'Winner-take-all' circuit for neurocomputing applications

    Publication Year: 1990, Page(s):353 - 359
    Cited by:  Papers (16)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (489 KB)

    The author proposes a parallel analogue implementation of the 'winner-take-all' function. It can be utilised in the hardware realisation of neurocomputer systems based on competitive learning, which find application in areas such as pattern classification, vector quantisation and image recognition. Analytic results are derived by means of the piecewise-linear method in the case of two variables an... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Sorting without exchanges on a bit-serial systolic array

    Publication Year: 1990, Page(s):345 - 352
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (654 KB)

    The author considers, a number of bit-serial systolic designs for ordering a list of n elements without 'on-the-fly' exchanges are considered. The algorithms require 4n+p+k bit steps where p=log/sub 2/ n and k is the number of bits required to encode all the possible elements. The arrays require O(n(p+k)) bit cells with a complexity roughly the same as that of a full adder and between max (p,k) an... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Mathematical techniques for low-cost optimisation of digital MOS circuits

    Publication Year: 1990, Page(s):340 - 344
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (501 KB)

    The author discusses, optimisation methods for MOS VLSI digital circuits. Typically, signal delay, chip area and power dissipation are the optimisation criteria. Since they are in conflict, complex multiobjective programming problems have to be solved. Novel mathematical methods are presented, which allow for a complete and accurate solution at low computational cost. The new methods guarantee tha... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Operational amplifier modelling for high speed sampled data applications

    Publication Year: 1990, Page(s):333 - 339
    Cited by:  Papers (6)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (492 KB)

    A pair of symmetrical and versatile equivalent circuits suitable for two pole single and two stage operational amplifiers is presented. The improved accuracy of the new equivalent circuits is necessary when designing the compensation network of high speed amplifiers to minimise their very strongly phase-dependent settling time, which is important for sampled data analogue signal processing circuit... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Harmonic distortion of the four-terminal MOSFET in non-quasistatic operation

    Publication Year: 1990, Page(s):325 - 332
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (558 KB)

    The authors deal with the large-signal analysis of four-terminal MOS transistors from DC to frequencies where the operation is non-quasistatic. The numerical evaluation of harmonic distortion in such operation is considered. The results presented are verified through comparisons with measurements and provide (a) a sensitive indicator of how well the device physics is modelled, (b) benchmark result... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Necessary and sufficient conditions for strictly positive real matrices

    Publication Year: 1990, Page(s):360 - 366
    Cited by:  Papers (12)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (567 KB)

    The authors present some useful properties of strictly positive real transfer matrices for both continuous and discrete-time linear time-invariant systems in the frequency and state space domains. Some of these properties follow from known results and are presented for the sake of completeness. The new results obtained are mainly for discrete-time systems and include the discrete-time version of t... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.