IEEE Micro

Issue 3 • May-June 2010

Filter Results

Displaying Results 1 - 14 of 14
  • [Front cover]

    Publication Year: 2010, Page(s): c1
    Request permission for commercial reuse | PDF file iconPDF (1048 KB)
    Freely Available from IEEE
  • [Front cover]

    Publication Year: 2010, Page(s): c2
    Request permission for commercial reuse | PDF file iconPDF (663 KB)
    Freely Available from IEEE
  • [Advertisement]

    Publication Year: 2010, Page(s): 1
    Request permission for commercial reuse | PDF file iconPDF (934 KB)
    Freely Available from IEEE
  • Contents

    Publication Year: 2010, Page(s): 2
    Request permission for commercial reuse | PDF file iconPDF (250 KB)
    Freely Available from IEEE
  • Masthead

    Publication Year: 2010, Page(s):3 - 4
    Request permission for commercial reuse | PDF file iconPDF (693 KB)
    Freely Available from IEEE
  • Future Directions in Computer Architecture Research

    Publication Year: 2010, Page(s): 5
    Request permission for commercial reuse | PDF file iconPDF (218 KB) | HTML iconHTML
    Freely Available from IEEE
  • Standardization and Coordination

    Publication Year: 2010, Page(s):6 - 7
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (97 KB) | HTML iconHTML

    Modern computing markets need standards to function. Arguably, the need became greater with the rise of an ever-more connected network and applications. In this issue's column, the author counts five distinct ways public standards coordinate market behavior. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The Future of Architectural Simulation

    Publication Year: 2010, Page(s):8 - 18
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (302 KB) | HTML iconHTML

    Simulation is an indispensable tool for evaluation and analysis throughout the development cycle of a computer system, and even after the computer system is built. How simulation should evolve as the complexity of computer systems continues to grow is an open question and the subject of this panel from the 2009 Workshop on Computer Architecture Research Directions. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Programming Multicores: Do Applications Programmers Need to Write Explicitly Parallel Programs?

    Publication Year: 2010, Page(s):19 - 33
    Cited by:  Papers (5)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1167 KB) | HTML iconHTML

    In this panel discussion from the 2009 Workshop on Computer Architecture Research Directions, David August and Keshav Pingali debate whether explicitly parallel programming is a necessary evil for applications programmers, assess the current state of parallel programming models, and discuss possible routes toward finding the programming model for the multicore era. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Fine-Grained Activation for Power Reduction in DRAM

    Publication Year: 2010, Page(s):34 - 47
    Cited by:  Papers (11)  |  Patents (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1027 KB) | HTML iconHTML

    This DRAM architecture optimization, which appears transparent to the memory controller, significantly reduces power consumption. With trivial additional logic, using the posted-CAS command enables a finer-grained selection when activating a portion of the DRAM array. Experiments show that, in a high-use memory system, this approach can reduce total DRAM device power consumption by up to 40 percen... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Tuple Pruning Using Bloom Filters for Packet Classification

    Publication Year: 2010, Page(s):48 - 59
    Cited by:  Papers (8)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1158 KB) | HTML iconHTML

    Tuple pruning for packet classification provides fast search and a low implementation complexity. The tuple pruning algorithm reduces the search space to a subset of tuples determined by individual field lookups that cause off-chip memory accesses. The authors propose a tuple-pruning algorithm that reduces the search space through Bloom filter queries, which do not require off-chip memory accesses... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • 3D Stacked Microprocessor: Are We There Yet?

    Publication Year: 2010, Page(s):60 - 64
    Cited by:  Papers (12)  |  Patents (1)
    Request permission for commercial reuse | PDF file iconPDF (964 KB) | HTML iconHTML
    Freely Available from IEEE
  • [Advertisement - Back cover]

    Publication Year: 2010, Page(s): c3
    Request permission for commercial reuse | PDF file iconPDF (485 KB)
    Freely Available from IEEE
  • [Advertisement - Back cover]

    Publication Year: 2010, Page(s): c4
    Request permission for commercial reuse | PDF file iconPDF (647 KB)
    Freely Available from IEEE

Aims & Scope

IEEE Micro addresses users and designers of microprocessors and microprocessor systems, including managers, engineers, consultants, educators, and students involved with computers and peripherals, components and subassemblies, communications, instrumentation and control equipment, and guidance systems.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Erik R. Altman
School of Electrical and Computer Engineering
IBM T.J. Watson Research Center