By Topic

IBM Journal of Research and Development

Issue 3 • Date July 1963

Filter Results

Displaying Results 1 - 12 of 12
  • A Circuit Packaging Model for High-Speed Computer Technology

    Page(s): 182 - 189
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (524 KB)  

    An exploratory model has been constructed in a study of packaging and circuit techniques for a high-speed computer technology. An Arithmetic and Logic Unit capable of processing 64-bit words in floating-point format was fully designed. From this design a nucleus system comprising 424 circuits and 1838 transistors was abstracted, built, and tested. In this model, a delay of 2.2 nsec per level of logic was achieved in worst-case paths. This figure includes the wiring and power driver delays. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design of ACP Resistor-Coupled Switching Circuits

    Page(s): 190 - 198
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (523 KB)  

    Directly coupled logic circuits utilizing silicon transistors have been developed in the Advanced Circuit Program. Silicon transistors possess sufficient field gradient in the collector-base “diode” to permit high-speed operation under a forward-biased condition. Current-switching techniques provide the well-controlled voltage levels which permit operation in this region without sacrificing high speed. Operation in this region permits circuit simplification and low power dissipation. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An Improved Tunnel Diode Memory System

    Page(s): 199 - 206
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (531 KB)  

    Beginning with a brief history of tunnel diode memories, this paper describes the factors leading to the present design approach. Array design criteria are discussed at length. Examples of engineering applications are given, including a cross-sectional model of a “scratch pad” memory for use with Advanced Circuit Program logic circuitry. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Transient Analysis and Device Characterization of ACP Circuits

    Page(s): 207 - 223
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (651 KB)  

    Characterization of devices for high speed ACP (Advanced Circuit Program) circuits demands an accurate study of transients and switching delays. This paper describes (a) the large-signal transistor model evolved for the purpose of carrying out such an analysis; (b) methods of measuring device parameters with relevant theory; (c) computational techniques most adaptable; and (d) correlation between predicted and observed transients. Many new ideas in the development of the device model, measurements, and computational procedure are reported and could be used for any general circuit analysis. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A New Model for Error Clustering in Telephone Circuits

    Page(s): 224 - 236
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (712 KB)  

    This paper proposes a new mathematical model to describe the distribution of the occurrence of errors in data transmission on telephone lines. We suggest: a) that the statistics of telephone errors can be described in terms of an error probability depending solely on the time elapsed since the last occurrence of an error; b) that the distribution of inter-error intervals can be well approximated by a law of Pareto of exponent less than one; the relative number of errors and the equivocation tend, therefore, to zero as the length of the message is increased. The validity of those concepts is demonstrated with the aid of experimental data obtained from the German telephone network. Further consequences, refinements, and uses of the model are described in the body of the paper. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Digit-by-Digit Methods for Polynomials

    Page(s): 237 - 245
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (500 KB)  

    This paper presents a general system configuration for an arithmetic unit of a computer, which is used to solve polynomial problems efficiently. The technique is based on a digit-by-digit computation of the coefficients of the given polynomial, after the origin has been displaced systematically. Compared with standard techniques, the new scheme, closely allied with Horner's method, is similar in efficiency for polynomial evaluation and is superior for locating roots. The fact that the computed coefficients are related to the derivatives permits the systematic location of all real roots of a real polynomial. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Automatic Determination of Amino Acid Sequences

    Page(s): 246 - 251
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (379 KB)  

    A fundamental problem for biochemistry is the determination of the linear sequence of amino acids in proteins. This paper describes a computer-oriented logic for obtaining such determination. The logic applies successively stronger decision rules to extract the required information on the protein sequence. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Directional Coupling and its Use for Memory Noise Reduction

    Page(s): 252 - 256
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (351 KB)  

    The coupling between a bit line and its adjacent sense line in a word-organized memory array is a phenomenon of considerable concern to the memory designer. In many cases, the bit noise induced in the sense line during a WRITE cycle is sufficiently large to saturate and block the sensitive sense amplifier if steps are not taken to minimize the effects of the bit-sense coupling. This Communication presents a method for directing this noise away from the input terminals of the sense amplifier by utilizing the inherently directional properties of the coupling between two parallel transmission lines View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Simple Active Equivalent to a Lattice Pulse-Slimming Filter [Letter to the Editor]

    Page(s): 257 - 258
    Save to Project icon | PDF file iconPDF (257 KB)  
    Freely Available from IEEE
  • IBM Technical Papers Published Recently in Other Journals

    Page(s): 259 - 272
    Save to Project icon | PDF file iconPDF (846 KB)  
    Freely Available from IEEE
  • Recent IBM Patents

    Page(s): 273 - 274
    Save to Project icon | PDF file iconPDF (210 KB)  
    Freely Available from IEEE
  • Authors

    Page(s): 275 - 276
    Save to Project icon | PDF file iconPDF (204 KB)  
    Freely Available from IEEE

Aims & Scope

The IBM Journal of Research and Development is a peer-reviewed technical journal, published bimonthly, which features the work of authors in the science, technology and engineering of information systems.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Clifford A. Pickover
IBM T. J. Watson Research Center