IEEE Micro

Issue 5 • Sept.-Oct. 2009

Filter Results

Displaying Results 1 - 13 of 13
  • [Front cover]

    Publication Year: 2009, Page(s): c1
    Request permission for commercial reuse | PDF file iconPDF (22103 KB)
    Freely Available from IEEE
  • [Front cover]

    Publication Year: 2009, Page(s): c2
    Request permission for commercial reuse | PDF file iconPDF (3153 KB)
    Freely Available from IEEE
  • [Masthead]

    Publication Year: 2009, Page(s): 1
    Request permission for commercial reuse | PDF file iconPDF (429 KB)
    Freely Available from IEEE
  • From the Editor in Chief: Welcome A-Board

    Publication Year: 2009, Page(s):2 - 5
    Request permission for commercial reuse | PDF file iconPDF (15266 KB) | HTML iconHTML
    Freely Available from IEEE
  • Micro Economics: Does Google Have Too Much Money?

    Publication Year: 2009, Page(s):6 - 7
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (822 KB) | HTML iconHTML

    For some time the blogosphere has made a ruckus over Google's growing power in the commercial Web. Such concerns probably would have arisen even if the world's developed economies were not in the midst of a painful macroeconomic nadir. In such dismal conditions, however, this extraordinary young firm's wealth makes it a natural target for envy and scrutiny. Is it a problem when a fabulously wealth... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Dynamic Multicore Resource Management: A Machine Learning Approach

    Publication Year: 2009, Page(s):8 - 17
    Cited by:  Papers (18)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1151 KB) | HTML iconHTML

    A machine learning approach to multicore resource management produces self-optimizing on-chip hardware agents capable of learning, planning, and continuously adapting to changing workload demands. Machine learning is the study of computer programs and algorithms that learn about their environment and improve automatically with experience.This approach thus contrasts with today's predominant approa... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Benchmark Characterization of the EEMBC Benchmark Suite

    Publication Year: 2009, Page(s):18 - 29
    Cited by:  Papers (34)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1569 KB) | HTML iconHTML

    Benchmark consumers expect benchmark suites to be complete, accurate, and consistent, and benchmark scores serve as relative measures of performance. however, it is important to understand how benchmarks stress the processors that they aim to test. this study explores the stress points of the EEMBC embedded benchmark suite using the benchmark characterization technique. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Real-Time Operating Systems for Small Microcontrollers

    Publication Year: 2009, Page(s):30 - 45
    Cited by:  Papers (6)  |  Patents (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (524 KB) | HTML iconHTML

    Real-time operating systems have gained popularity in microcontroller- and processor-based embedded system design. This article discusses differences between RTOSs and generic operating systems, the advantages and disadvantages of using RTOSs for small microcontroller system development, and the benchmarking methods used for RTOSs. Benchmarking results for four RTOSs show no clear winner, with eac... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Memory Built-in Self Test in Multicore Chips with Mesh-Based Networks

    Publication Year: 2009, Page(s):46 - 55
    Cited by:  Papers (5)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (2817 KB) | HTML iconHTML

    Using a packet-based built-in self test for RAM cores in mesh-based networks on chip (NoC) can reduce the BIST circuit's area cost. The proposed scheme reuses the NoC to transport test patterns to RAM such that routing doesn't limit the number of RAM cores tested. The scheme also achieves higher test parallelism than a typical parallel BIST by interleaving the read/write test operations. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Hardware-Software Codesign for High-Speed Signature-based Virus Scanning

    Publication Year: 2009, Page(s):56 - 65
    Cited by:  Papers (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (816 KB) | HTML iconHTML

    High-speed network content security applications often offload signature matching to hardware. In such systems, the throughput of the overall system, rather than the hardware engine alone, is significant. The authors offload virus scanning in the ClamAV antivirus package to the BFAST* hardware engine. They find that the data-passing processes significantly degrade system throughput. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Micro Review: Life and Work

    Publication Year: 2009, Page(s):66 - 68
    Request permission for commercial reuse | PDF file iconPDF (849 KB) | HTML iconHTML
    Freely Available from IEEE
  • [Advertisement - Back cover]

    Publication Year: 2009, Page(s): c3
    Request permission for commercial reuse | PDF file iconPDF (6904 KB)
    Freely Available from IEEE
  • [Advertisement - Back cover]

    Publication Year: 2009, Page(s): c4
    Request permission for commercial reuse | PDF file iconPDF (13187 KB)
    Freely Available from IEEE

Aims & Scope

IEEE Micro addresses users and designers of microprocessors and microprocessor systems, including managers, engineers, consultants, educators, and students involved with computers and peripherals, components and subassemblies, communications, instrumentation and control equipment, and guidance systems.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Erik R. Altman
School of Electrical and Computer Engineering
IBM T.J. Watson Research Center