IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Journals & Magazines > Circuits and Systems II: Expre ... Volume 56 Issue 7

Circuits and Systems II: Express Briefs, IEEE Transactions on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Circuits and Systems II: Express Briefs, IEEE Transactions on

Issue 7 • Date July 2009

Society Sponsor

Filter Results

You have selected:

You have selected:

Title History

Table of contents

IEEE Transactions on Circuits and Systems—II: Express Briefs publication information

A Leakage-Compensated PLL in 65-nm CMOS Technology

DT Modeling of Clock Phase-Noise Effects in LP CT $\Delta \Sigma$ ADCs With RZ Feedback

A Compact Ramp-Based Soft-Start Circuit for Voltage Regulators

Design and Implementation of Ultralow Current-Mode Amplifier for Biosensor Applications

An 8-bit 20-MS/s ZCBC Time-Domain Analog-to-Digital Data Converter

Electromechanical-Filter-Based Bandpass Sigma–Delta Modulator

A 104- to 112.8-GHz CMOS Injection-Locked Frequency Divider

Improved Transient Current Feedforward Output Buffer for Fast and Compact Active-Matrix OLED Column Drivers

Net-Sensitivity-Based Optimization of Large-Scale Field-Programmable Analog Array (FPAA) Placement and Routing

Power-Aware Multiband–Multistandard CMOS Receiver System-Level Budgeting

A Low-Power Integrated Circuit for Interaural Time Delay Estimation Without Delay Lines

A Fully Polynomial-Time Approximation Scheme for Timing-Constrained Minimum Cost Layer Assignment

Inductance Model of Interdigitated Power and Ground Distribution Networks

Low-Parametric-Sensitivity Realizations With Relaxed $L_{2}$ -Dynamic-Range-Scaling Constraints

An HDMI Cable Equalizer With Self-Generated Energy Ratio Adaptation Scheme

Stability Analysis of Positive Systems With Bounded Time-Varying Delays

Delay-Dependent Globally Exponential Stability Criteria for Static Neural Networks: An LMI Approach

2010 IEEE international symposium on circuits and systems

Special issue on High-Performance Multi-Chip Interconnections

IEEE Transactions on Circuits and Systems—II: Express Briefs Information for authors

IEEE Circuits and Systems Society Information

Aims & Scope

Meet Our Editors

Further Links

IEEE Account

Purchase Details

Profile Information

Need Help?