# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 27

Publication Year: 2009, Page(s):C1 - C4
| |PDF (47 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers publication information

Publication Year: 2009, Page(s): C2
| |PDF (40 KB)
• ### Accurate Settling-Time Modeling and Design Procedures for Two-Stage Miller-Compensated Amplifiers for Switched-Capacitor Circuits

Publication Year: 2009, Page(s):1077 - 1087
Cited by:  Papers (17)
| |PDF (1394 KB) | HTML

We present modeling techniques for accurate estimation of settling errors in switched-capacitor (SC) circuits built with Miller-compensated operational transconductance amplifiers (OTAs). One distinctive feature of the proposal is the computation of the impact of signal levels (on both the model parameters and the model structure) as they change during transient evolution. This is achieved by usin... View full abstract»

• ### Numerical Design Optimization Methodology for Wideband and Multi-Band Inductively Degenerated Cascode CMOS Low Noise Amplifiers

Publication Year: 2009, Page(s):1088 - 1101
Cited by:  Papers (43)
| |PDF (1355 KB) | HTML

In this paper, we develop a systematic design optimization methodology for inductively degenerated cascode CMOS low noise amplifiers (LNA) in fully integrated wideband and multi-band wireless systems. Leveraging an accurate analytical circuit model, we combine global and local numerical optimization techniques in a hierarchical manner to simultaneously determine the fixed and switchable passive co... View full abstract»

• ### A Multiphase Timing-Skew Calibration Technique Using Zero-Crossing Detection

Publication Year: 2009, Page(s):1102 - 1114
Cited by:  Papers (27)  |  Patents (1)
| |PDF (494 KB) | HTML

This paper describes a timing-skew calibration technique which equalizes the phase spacings among multiphase clocks. The scheme uses simple sample-and-hold circuits controlled by the multiphase clocks to sample a common reference input. Phase spacing is measured by counting the number of zero crossings between two adjacent sampling sequences. A zero-crossing detection scheme is proposed. It has be... View full abstract»

• ### An Improved Switch Compensation Technique for Inverted R-2R Ladder DACs

Publication Year: 2009, Page(s):1115 - 1124
Cited by:  Papers (5)  |  Patents (2)
| |PDF (1822 KB) | HTML

Many recent applications are based on DSPs interfaced to analog I/0s with data converters. In this context, high-performance DACs have become crucial building blocks. The current-steering-flash DAC architecture is the most popular architecture for speed demanding applications. Although limited by component mismatches, resolution of these converters is typically enhanced by calibration solutions su... View full abstract»

• ### Multibit Delta-Sigma Modulator With Noise-Shaping Dynamic Element Matching

Publication Year: 2009, Page(s):1125 - 1133
Cited by:  Papers (11)
| |PDF (1786 KB) | HTML

This paper describes a fifth-order multibit low-pass delta-sigma modulator employing a proposed noise-shaping dynamic element matching (NS-DEM) technique to remove DAC nonlinearity error. Unlike most existing DEMs that trade SNR for SFDR, the proposed technique improves both SFDR and SNR. The noise shaping is incorporated in the first integrator of the loop filter without any additional analog cir... View full abstract»

• ### Analysis of Clock-Jitter Effects in Continuous-Time $Delta Sigma$ Modulators Using Discrete-Time Models

Publication Year: 2009, Page(s):1134 - 1145
Cited by:  Papers (11)
| |PDF (584 KB) | HTML

This paper proposes a simple discrete-time (DT) modeling technique for the rapid, yet accurate, simulation of the effect of clock jitter on the performance of continuous-time (CT) DeltaSigma modulators. The proposed DT modeling technique is derived from the impulse-invariant transform and is applicable to arbitrary-order lowpass and bandpass CT DeltaSigma modulators, with single-bit or multibit fe... View full abstract»

• ### Synthesis of Distributed Phase-Locked Oscillators

Publication Year: 2009, Page(s):1146 - 1159
Cited by:  Papers (7)
| |PDF (575 KB) | HTML

This paper describes a type of distributed oscillator which combines the functions of distributed amplifiers (DAs), distributed transversal filters (DTFs), and distributed mixers (DMs). Nonlinear feedback of the kind used in mode-locked laser (MLL) systems is used in order to obtain phase locking between the resonant frequencies within the oscillator. The theory of operation is given and a tuning ... View full abstract»

• ### Fast Statistical Analysis of Process Variation Effects Using Accurate PLL Behavioral Models

Publication Year: 2009, Page(s):1160 - 1172
Cited by:  Papers (9)
| |PDF (2126 KB) | HTML

Using the behavioral model of a circuit to perform behavioral Monte Carlo simulation (BMCS) is a fast approach to estimate performance shift under process variation with detailed circuit responses. However, accurate Monte Carlo analysis results are difficult to obtain if the behavioral model is not accurate enough. Therefore, this paper proposes to use an efficient bottom-up approach to generate a... View full abstract»

• ### Preferred Transmission Frequency for Size-Constrained Ultralow-Power Short-Range CMOS Oscillator Transmitters

Publication Year: 2009, Page(s):1173 - 1181
Cited by:  Papers (6)
| |PDF (457 KB) | HTML

A method is presented for minimizing the power consumption of size-constrained oscillator transmitters by selecting the preferred carrier frequency from among the standard ISM bands. The method has been applied to CMOS oscillator transmitters in which a single-turn loop antenna doubles as the inductor in the frequency-defining LC tank. A detailed model of the transmitter circuit, including the ant... View full abstract»

• ### Design and Demonstration of a Fully Integrated Multi-Technology FPGA: A Reconfigurable Architecture for Photonic and Other Multi-Technology Applications

Publication Year: 2009, Page(s):1182 - 1191
Cited by:  Papers (5)
| |PDF (2106 KB) | HTML

Field-programmable gate arrays (FPGAs) have revolutionized programmable/reconfigurable digital logic technology. However, one limitation of current FPGAs is that the user is limited to strictly electronic designs. Thus, they are not suitable for applications that are not purely electronic, such as optical communications, photonic information processing systems and other multi-technology applicatio... View full abstract»

• ### A New Redundant Binary Booth Encoding for Fast $2^{n}$-Bit Multiplier Design

Publication Year: 2009, Page(s):1192 - 1201
Cited by:  Papers (14)
| |PDF (752 KB) | HTML

The use of redundant binary (RB) arithmetic in the design of high-speed digital multipliers is beneficial due to its high modularity and carry-free addition. To reduce the number of partial products, a high-radix-modified Booth encoding algorithm is desired. However, its use is hampered by the complexity of generating the hard multiples and the overheads resulting from negative multiples and norma... View full abstract»

• ### An RNS Implementation of an $F_{p}$ Elliptic Curve Point Multiplier

Publication Year: 2009, Page(s):1202 - 1213
Cited by:  Papers (39)
| |PDF (1535 KB) | HTML

Elliptic curve point multiplication is considered to be the most significant operation in all elliptic curve cryptography systems, as it forms the basis of the elliptic curve discrete logarithm problem. Designs for elliptic curve cryptography point multiplication are area demanding and time consuming. Thus, the efficient realization of point multiplication is of fundamental importance for the perf... View full abstract»

• ### Stable Parallelizable Model Order Reduction for Circuits With Frequency-Dependent Elements

Publication Year: 2009, Page(s):1214 - 1220
Cited by:  Papers (3)
| |PDF (491 KB) | HTML

With clock frequencies in the multigigahertz range, wide wires in the power and clock distribution networks suffer from prominent frequency-dependent effects. To overcome the simulation problem of such circuits, a guaranteed stable and parallelizable model order reduction technique is proposed that can handle frequency-dependent elements by construction. The basic idea is to match the output at mu... View full abstract»

• ### A High-Speed Range-Matching TCAM for Storage-Efficient Packet Classification

Publication Year: 2009, Page(s):1221 - 1230
Cited by:  Papers (15)
| |PDF (2190 KB) | HTML

A critical issue in the use of TCAMs for packet classification is how to efficiently represent rules with ranges, known as range matching. A range-matching ternary content addressable memory (RM-TCAM) including a highly functional range-matching cell (RMC) is presented in this paper. By offering various range operators, the RM-TCAM can reduce storage expansion ratio from 4.21 to 1.01 compared with... View full abstract»

• ### Low-Order Spectral Analysis of the Kirchhoff Matrix for a Probabilistic Graph With a Prescribed Expected Degree Sequence

Publication Year: 2009, Page(s):1231 - 1240
Cited by:  Papers (3)
| |PDF (982 KB) | HTML

We study the eigenvalue distribution of the Kirchhoff matrix of a large-scale probabilistic network with a prescribed expected degree sequence. This spectrum plays a key role in many dynamical and structural network problems such as synchronization of a network of oscillators. We introduce analytical expressions for the first three moments of the eigenvalue distribution of the Kirchhoff matrix, as... View full abstract»

• ### Delay-Dependent Exponential Stability for Uncertain Stochastic Hopfield Neural Networks With Time-Varying Delays

Publication Year: 2009, Page(s):1241 - 1247
Cited by:  Papers (71)
| |PDF (423 KB) | HTML

This paper provides new delay-dependent conditions that guarantee the robust exponential stability of stochastic Hopfield type neural networks with time-varying delays and parameter uncertainties. Both the cases of the time-varying delays which are differentiable and may not be differentiable are considered. The stability conditions are derived by using the recently developed free-weighting matric... View full abstract»

• ### Global Exponential Stability of Impulsive Neural Networks With Variable Delay: An LMI Approach

Publication Year: 2009, Page(s):1248 - 1259
Cited by:  Papers (64)
| |PDF (661 KB) | HTML

This paper focuses on the problem of global exponential stability analysis of impulsive neural networks with variable delay. Three types of impulses are considered: the impulses are input disturbances; the impulses are ldquoneutralrdquo type (that is, they are neither helpful for stability of neural networks nor destabilizing); and the impulses are stabilizing. For each type of impulses, by using ... View full abstract»

• ### Accounting for Input Limitation in the Control of Buck Power Converters

Publication Year: 2009, Page(s):1260 - 1271
Cited by:  Papers (8)
| |PDF (869 KB) | HTML

We are considering the problem of controlling a DC-DC switched power converter of the Buck type. The converter involves an inherent control limitation; accordingly the control signal (duty ratio) can only take values in the interval (0, 1) . In the relevant literature, such a physical control limitation is generally not taken into account when designing the converter regulators. This is only dealt... View full abstract»

• ### Novel FEXT Cancellation and Equalization for High Speed Ethernet Transmission

Publication Year: 2009, Page(s):1272 - 1285
Cited by:  Papers (11)  |  Patents (1)
| |PDF (1347 KB) | HTML

In high-speed multi-pair wireline communication systems, such as 10 gigabit Ethernet over Copper (10GBASE-T), far-end crosstalk (FEXT) becomes a major impairment and needs to be suppressed to increase data rates. Conventional techniques based on crosstalk cancellation are not suitable for FEXT due to the fact that the disturbing source of FEXT is generally unknown to the victims. This paper presen... View full abstract»

• ### General Control Considerations for Input-Series Connected DC/DC Converters

Publication Year: 2009, Page(s):1286 - 1296
Cited by:  Papers (28)
| |PDF (1737 KB) | HTML

This paper discusses the general control problems of dc/dc converters connected in series at the input. As the input voltage is shared by a number of dc/dc converters, the resulting converter relieves the voltage stresses of individual devices and hence is suitable for high input-voltage applications. At the output side, parallel connection provides current sharing and is suitable for high output-... View full abstract»

• ### 2010 IEEE International Symposium on Circuits and Systems (ISCAS2010)

Publication Year: 2009, Page(s): 1297
| |PDF (701 KB)
• ### ICECS 2009

Publication Year: 2009, Page(s): 1298
| |PDF (644 KB)
• ### Special section on blind signal processing and its applications

Publication Year: 2009, Page(s): 1299
| |PDF (140 KB)

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK