IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Journals & Magazines > Very Large Scale Integration ( ... Volume 17 Issue 4

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

Issue 4 • Date April 2009

Society Sponsor

Filter Results

You have selected:

You have selected:

Table of contents

IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information

Editorial Appointments for the 2009-2010 Term

Introduction to the Special Section on Nanocircuits and Systems

Fault Secure Encoder and Decoder for NanoMemory Applications

Tunneling-Based Cellular Nonlinear Network Architectures for Image Processing

Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies

Analyzing the Inherent Reliability of Moderately Sized Magnetic and Electrostatic QCA Circuits Via Probabilistic Transfer Matrices

A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems

Analysis of Defect Tolerance in Molecular Crossbar Electronics

On Efficient Implementation of Accumulation in Finite Field Over $GF(2^{m})$ and its Applications

Efficient On-Chip Crosstalk Avoidance CODEC Design

A Highly Parameterized and Efficient FPGA-Based Skeleton for Pairwise Biological Sequence Alignment

A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning

Total Power Modeling in FPGAs Under Spatial Correlation

High-Throughput Layered LDPC Decoding Architecture

Wafer-Level Defect Screening for “Big-D/Small-A” Mixed-Signal SoCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information

IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors

Aims & Scope

Meet Our Editors

Further Links

IEEE Account

Purchase Details

Profile Information

Need Help?