# IEEE Transactions on Circuits and Systems II: Express Briefs

## Filter Results

Displaying Results 1 - 23 of 23

Publication Year: 2009, Page(s):C1 - C4
| PDF (44 KB)
• ### IEEE Transactions on Circuits and Systems—II: Express Briefs publication information

Publication Year: 2009, Page(s): C2
| PDF (38 KB)
• ### SiGe Analog AGC Circuit for an 802.11a WLAN Direct Conversion Receiver

Publication Year: 2009, Page(s):93 - 96
Cited by:  Papers (16)
| | PDF (433 KB) | HTML

This brief presents a baseband automatic gain control (AGC) circuit for an IEEE 802.11a wireless local area network (WLAN) direct conversion receiver. The whole receiver is to be fully integrated in a low-cost 0.25- mum 75-GHz SiGe bipolar complementary metal-oxide-semiconductor (BiCMOS) process; thus, the AGC has been implemented in this technology by employing newly designed cells, such as a lin... View full abstract»

• ### A 10-Gb/s Inductorless CMOS Analog Equalizer With an Interleaved Active Feedback Topology

Publication Year: 2009, Page(s):97 - 101
Cited by:  Papers (8)
| | PDF (646 KB) | HTML

A 10-Gb/s low-power analog equalizer for a 10-m coaxial cable has been realized in 0.13-mum CMOS technology. To compensate the cable loss of 20 dB at 5 GHz, this equalizer with an interleaved active feedback topology is proposed without using inductors. Moreover, additional capacitive and resistive source degenerations are incorporated to meet low-frequency losses. This circuit consumes only 14 mW... View full abstract»

• ### The Reduction of the Duration of the Transient Response in a Class of Continuous-Time LTV Filters

Publication Year: 2009, Page(s):102 - 106
Cited by:  Papers (7)
| | PDF (202 KB) | HTML

Linear time-varying (LTV) systems have found a niche of their own in the processing of continuous-time signals. In this brief, it is shown how the reduction of the duration of the transient response of a class of continuous-time LTV filters may be seen as the combined effect of the increased dampening of its amplitude response and the increase of the instantaneous frequency of its damped oscillati... View full abstract»

• ### A Single-PLL UWB Frequency Synthesizer Using Multiphase Coupled Ring Oscillator and Current-Reused Multiplier

Publication Year: 2009, Page(s):107 - 111
Cited by:  Papers (6)
| | PDF (716 KB) | HTML

A single phase-locked loop (PLL) frequency synthesizer for a mode-1 multiband orthogonal frequency-division multiplexing (MB-OFDM) ultrawideband (UWB) system is realized in 0.13-mum CMOS. A current-reused multiply-by-1.5 circuit and a multiphase coupled ring oscillator are adopted to reduce the power consumption. For a 4.488-GHz signal, the measured image sideband is -40 dBc. The measured switchin... View full abstract»

• ### Hardware Reduction in Digital Delta–Sigma Modulators Via Error Masking—Part II: SQ-DDSM

Publication Year: 2009, Page(s):112 - 116
Cited by:  Papers (6)
| | PDF (589 KB) | HTML

In this two-part paper, a design methodology for reduced-complexity digital delta-sigma modulators (DDSMs) based on error masking is presented. Rules for selecting the wordlengths of the stages in multistage architectures are elaborated. We show that the hardware requirement can be reduced by up to 20% compared with a conventional design, without sacrificing performance. Simulation results confirm... View full abstract»

• ### Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops

Publication Year: 2009, Page(s):117 - 121
Cited by:  Papers (67)  |  Patents (2)
| | PDF (139 KB) | HTML

This brief analyzes the jitter as well as the power dissipation of phase-locked loops (PLLs). It aims at defining a benchmark figure-of-merit (FOM) that is compatible with the well-known FOM for oscillators but now extended to an entire PLL. The phase noise that is generated by the thermal noise in the oscillator and loop components is calculated. The power dissipation is estimated, focusing on th... View full abstract»

• ### Design and Analysis of UHF Micropower CMOS DTMOST Rectifiers

Publication Year: 2009, Page(s):122 - 126
Cited by:  Papers (9)
| | PDF (363 KB) | HTML

Design and analysis of ultrahigh-frequency (UHF) micropower rectifiers based on a diode-connected dynamic threshold MOSFET (DTMOST) is discussed. An analytical design model for DTMOST rectifiers is derived based on curve-fitted diode equation parameters. Several DTMOST six-stage charge-pump rectifiers were designed and fabricated using a CMOS 0.18-mum process with deep n-well isolation. Measured r... View full abstract»

• ### Improving Power-Delay Performance of Ultra-Low-Power Subthreshold SCL Circuits

Publication Year: 2009, Page(s):127 - 131
Cited by:  Papers (10)
| | PDF (418 KB) | HTML

This brief presents a technique for improving the power-delay performance of subthreshold source-coupled logic (SCL) circuits. Based on the proposed approach, a source-follower buffer stage is used at the output of each SCL stage. Analytical results confirmed by measurements in 0.18-mum CMOS technology show an improvement by a factor of as high as 2.4 in power-delay product (PDP). It is also shown... View full abstract»

• ### Analysis of the Spur Characteristics of Edge-Combining DLL-Based Frequency Multipliers

Publication Year: 2009, Page(s):132 - 136
Cited by:  Papers (8)
| | PDF (381 KB) | HTML

A complete analysis of the spur characteristics of edge-combining delay-locked loop (DLL)-based frequency multipliers is presented in this brief. The novelty of this analysis is the fact that it can be used to estimate the effect of both the in-lock error and the delay-stage mismatch on the spurious level of the frequency multiplier with low computational complexity. In addition, a way to reduce t... View full abstract»

• ### Low-Cost 14-Bit Current-Steering DAC With a Randomized Thermometer-Coding Method

Publication Year: 2009, Page(s):137 - 141
Cited by:  Papers (22)
| | PDF (522 KB) | HTML

A dynamic element-matching (DEM) method, i.e., randomized thermometer coding (RTC), for low-cost current-steering digital-to-analog converter (DAC) design is proposed. The proposed RTC method exhibits randomized starting-element selection, consecutive-element selection, and low-element switching activity. It can be used to significantly suppress the harmonic distortion caused by a large mismatch o... View full abstract»

• ### A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- $muhbox{m}$ LTPS-TFT Technology

Publication Year: 2009, Page(s):142 - 146
Cited by:  Papers (4)
| | PDF (595 KB) | HTML

A phase-locked loop (PLL) with self-calibrated charge pumps (CPs) has been fabricated in a 3-mum low-temperature polysilicon thin-film transistor (LTPS-TFT) technology. A voltage scaler and self-calibrated CPs are used to reduce the static phase error, reference spur, and jitter of an LTPS-TFT PLL. This PLL operates from 5.6 to 10.5 MHz at a supply of 8.4 V. Its area is 18.9 mm2, and it... View full abstract»

Publication Year: 2009, Page(s):147 - 151
Cited by:  Papers (4)
| | PDF (117 KB) | HTML

Optimizing the dynamic range of active filters through filter network optimization can lead to significant savings in chip area and power consumption. By restricting the filters to be ladder filters, it is possible to limit the complexity of the optimized networks. View full abstract»

• ### An Integrated Switching DC–DC Converter With Dual-Mode Pulse-Train/PWM Control

Publication Year: 2009, Page(s):152 - 156
Cited by:  Papers (16)
| | PDF (810 KB) | HTML

This brief presents an integrated switching converter with a dual-mode control scheme. A pulse-train (PT) control employing a combination of four pulse control patterns is proposed to achieve optimal regulation performance under various operation scenarios. Meanwhile, a high-frequency pulsewidth modulation (PWM) control is adopted to ensure low output ripples and avoid digital limit cycling in ste... View full abstract»

• ### Time-Domain Analysis of a Lossy Nonuniform Transmission Line

Publication Year: 2009, Page(s):157 - 161
Cited by:  Papers (11)
| | PDF (163 KB) | HTML

An analytical solution of the coupled Telegrapher's equations for the voltage and current on a homogeneous lossy transmission line is presented. The resulting expression is obtained in the form of an exact time-domain propagator operating on the line voltage and current. It is shown that an application of Simpson's rule yields a simple accurate numerical representation of the propagator that can b... View full abstract»

• ### Compact Electrothermal Macromodeling of Photovoltaic Modules

Publication Year: 2009, Page(s):162 - 166
Cited by:  Papers (18)
| | PDF (182 KB) | HTML

This brief presents an original compact electrothermal macromodel of a photovoltaic module composed of a large number of series-connected solar cells. The model is able to properly incorporate the effect of a uniform temperature increase over the module as well as the presence of temperature gradients along the cells. It is shown that the proposed macromodel allows one to perform a precise electro... View full abstract»

• ### Efficient Hamming Weight Comparators for Binary Vectors Based on Accumulative and Up/Down Parallel Counters

Publication Year: 2009, Page(s):167 - 171
Cited by:  Papers (16)
| | PDF (293 KB) | HTML

New counting-based methods for comparing the Hamming weight of a binary vector with a constant, as well as comparing the Hamming weights of two input vectors, are proposed. It is shown that the proposed comparators are faster and simpler, both in asymptotic sense and for moderate vector lengths, compared with the best available fully digital designs. These speed and cost advantages result from a m... View full abstract»

• ### Designing High-Speed Adders in Power-Constrained Environments

Publication Year: 2009, Page(s):172 - 176
Cited by:  Papers (12)
| | PDF (216 KB) | HTML

Data-driven dynamic logic (D3L) is very efficient when low-power constraints are mandatory. Unfortunately, this advantage is typically obtained at the expense of speed performances. This paper presents a novel technique to realize D3L parallel prefix tree adders without significantly compromising speed performance. When applied to a 64-bit Kogge-Stone adder realized with 90-nm complementary metal-... View full abstract»

• ### Contraction Theory and Master Stability Function: Linking Two Approaches to Study Synchronization of Complex Networks

Publication Year: 2009, Page(s):177 - 181
Cited by:  Papers (51)  |  Patents (1)
| | PDF (205 KB) | HTML

In this brief, the contraction theory is applied to the synchronization of a network. The association between the contraction principle, the Lyapunov exponents of a system, and the master stability function of the network is pointed out. Novel sufficient criteria for the fulfillment of a synchronous state are derived. View full abstract»

• ### IEEE Transactions on Circuits and Systems—II: Express Briefs Information for authors

Publication Year: 2009, Page(s): 182
| PDF (33 KB)

Publication Year: 2009, Page(s):183 - 184
| PDF (1065 KB)
• ### IEEE Circuits and Systems Society Information

Publication Year: 2009, Page(s): C3
| PDF (33 KB)

## Aims & Scope

Part I will now contain regular papers focusing on all matters related to fundamental theory, applications, analog and digital signal processing. Part II will report on the latest significant results across all of these topic areas.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief

Chi K. Michael Tse
Dept. of Electronic and Information Engineering
Hong Kong Polytechnic University
Hunghom, Hong Kong
cktse@ieee.org