By Topic

IEE Proceedings E - Computers and Digital Techniques

Issue 3 • Date May 1987

Filter Results

Displaying Results 1 - 9 of 9
  • Bit-serial systolic sorting: general complexities and an implementation in VLSI

    Publication Year: 1987, Page(s):125 - 132
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1054 KB)

    Bit-serial systolic sorting in very large scale integration (VLSI) is considered. Lower bounds on the area, computation time, and flush time for such a sorter are derived for three different input formats, namely the bitwise, the wordwise and the unconstrained formats. The logic design and CMOS circuit design of an optimal bit-serial wordwise systolic sorter are presented. The performance characte... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Application of formal methods to the VIPER microprocessor

    Publication Year: 1987, Page(s):133 - 141
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1014 KB)

    The VIPER 32-bit microprocessor has been invented at the UK Royal Signals and Radar Establishment (RSRE) for use in highly safetycritical military and civil systems. Throughout, formal mathematical methods have been used to prove that the gate-level realisations conform to a top-level specification. The paper explains the various layers of documentation produced, starting with the use of Michael G... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Book review: Digital Signal Processing

    Publication Year: 1987
    IEEE is not the copyright holder of this material | PDF file iconPDF (136 KB)
    Freely Available from IEEE
  • Parallel processing systems: a nomenclature based on their characteristics

    Publication Year: 1987, Page(s):143 - 147
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (804 KB)

    The paper presents a taxonomy for parallel processing systems. Because of technological limitations, high-speed computing has to be achieved nowadays by innovative architectures whose distinctive features cannot be clearly brought out by any of the taxonomies proposed to date. The paper discusses the drawbacks of these taxonomies before proposing a new method of classification based on some domina... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Book review: System Design with Microprocessors

    Publication Year: 1987
    IEEE is not the copyright holder of this material | PDF file iconPDF (149 KB)
    Freely Available from IEEE
  • Array architectures for iterative matrix calculations

    Publication Year: 1987, Page(s):149 - 154
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (745 KB)

    The paper considers the important problem of fast computation of iterative matrix equations. Three architectures for fast implementation of Faddeev's matrix inversion algorithm are described. The recursive nature of Faddeev's algorithm is indicative of many other algorithms, based on the Cayley-Hamilton theorem. All such algorithms seem well suited to the class of orbital architectures reported by... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Erratum: Parallel image-processing system based on the TMS32010 digital signal processor

    Publication Year: 1987
    IEEE is not the copyright holder of this material | PDF file iconPDF (80 KB)
    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Character-error bound for the T-code synchronisation process

    Publication Year: 1987, Page(s):155 - 158
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (565 KB)

    Decoder synchronisation for the general class of variable-length T-codes may, with finite probability, be significantly delayed. However, although the T-codes have been shown to be statistically synchronisable with unbounded synchronisation delay, decoder synchronisation occurs generally within fewer than three characters. The paper further presents proof that during delayed synchronisation events... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Book review: Programming HALO Graphics in C

    Publication Year: 1987
    IEEE is not the copyright holder of this material | PDF file iconPDF (141 KB)
    Freely Available from IEEE