Editorial

Dorey, A.P.

|

PDF (90 KB)

Silicon-on-insulator technology

Partridge, S.L.

|

PDF (1913 KB)

Cell-based design: a review

Fox, J.

|

PDF (945 KB)

Structured approaches to design

Darby, B.J. ; Orton, D.W.R.

|

PDF (518 KB)

Behavioural description and VLSI verification

Milne, G.J.

|

PDF (1560 KB)

Image reconstruction using the transputer

Kingswood, N. ; Dagless, E.L. ; Belchamber, R.M. ; Betteridge, D. ; Lilley, T. ; Roberts, J.D.M.

|

PDF (812 KB)

SCAPE: a single-chip array processing element for signal and image processing

Lea, R.M.

|

PDF (1207 KB)

VLSI and WSI associative string processors for structured data processing

Lea, R.M.

|

PDF (918 KB)

Logic programs and an experimental architecture for their execution

Oldfield, J.V.

|

PDF (764 KB)

Design of a reliable and self-testing VLSI datapath using residue coding techniques

Kinniment, D.J. ; Sayers, I.L. ; Chester, E.G.

|

PDF (1836 KB)

Workshop report. Workshop on integrated CAD and workstations

Renshaw, D.

|

PDF (271 KB)

Please enter a valid username or password.

For Institutional Users:

More Search Options

Computers and Digital Techniques, IEE Proceedings E

Issue 3 • Date May 1986

Filter Results

You have selected:

You have selected:

Title History

Editorial

Silicon-on-insulator technology

Cell-based design: a review

Structured approaches to design

Behavioural description and VLSI verification

Image reconstruction using the transputer

SCAPE: a single-chip array processing element for signal and image processing

VLSI and WSI associative string processors for structured data processing

Logic programs and an experimental architecture for their execution

Design of a reliable and self-testing VLSI datapath using residue coding techniques

Workshop report. Workshop on integrated CAD and workstations

Aims & Scope

Further Links

IEEE Account

Purchase Details

Profile Information

Need Help?