By Topic

IEE Proceedings E - Computers and Digital Techniques

Issue 5 • September 1985

Filter Results

Displaying Results 1 - 6 of 6
  • Adaptive windows for image processing

    Publication Year: 1985, Page(s):233 - 245
    Cited by:  Papers (4)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1747 KB)

    Window operators for image processing are described which are trained to achieve desired transforms rather than being stated as mathematical operations. This provides the user with a great deal of freedom in choosing and optimising for specific tasks. Both the theory and some practical results are detailed in order to illustrate the relationship between the structure of alternative systems, their ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • On the implementation of sequential circuits with PLA modules

    Publication Year: 1985, Page(s):246 - 250
    Cited by:  Papers (4)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (551 KB)

    In the paper, an algorithm based on Liu methods is developed for the implementation of synchronous sequential machines with PLA modules and D flip-flops. It can be also used for PLA implementation of both asynchronous sequential machines and speed-independent circuits. The method is simple and systematic, and computer programs can be easily developed for its implementation. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Syndrome-testable logic design using DSTL arrays for detecting stuck-at and bridging faults

    Publication Year: 1985, Page(s):251 - 256
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (760 KB)

    Fault-detection problems in combinational networks design with a novel logic block consisting of a cellular interconnection of AND/OR gates, called DSTL gates (digital summation threshold logic), are considered in the paper. Techniques have been proposed for making these structures easily syndrome testable in order to detect all single stuck-at faults, all bridging faults between any two lines and... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Aspects of portability of the UNIX shell

    Publication Year: 1985, Page(s):257 - 264
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1131 KB)

    The problems posed by the design and implementation of a command-language interpreter for a subset of the UNIX shell on the PULSE distributed operating system are described. The design of a command processor is addressed as the problem of transferring a user-perceived model of system behaviour from one physical system to another. The major differences between PULSE and UNIX are considered, and nex... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Automated synthesis of digital circuits from RT-level description

    Publication Year: 1985, Page(s):265 - 277
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1198 KB)

    In the paper a CAD system, Orion, for the automated control-flow based synthesis of synchronous digital circuits will be presented. Orion's goal is to speed up the design process by at least one order of magnitude, relieving the designer from uncreative and error-prone phases. Orion's input is a behavioral description of the circuit, written in a nonprocedural hardware description language (HDL), ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Automatic determination of overlay structures

    Publication Year: 1985, Page(s):278 - 288
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1276 KB)

    A concept of the automatic determination of overlay structures is presented. A simple language is designed to support the formal description of software systems subjected to the automatic overlay construction. Two methods for the automatic construction of overlay structures are analysed. The concept is implemented as an interactive system facilitating considerably the construction of overlays. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

Published from 1980-1993, IEE Proceedings E contained significant and original contributions on computers, computing and digital techniques. It contained technical papers describing research and development work in all aspects of digital system-on-chip design and the testing of electronic and embedded systems, including the development of design automation tools. It was aimed at researchers, engineers and educators in the fields of computer and digital systems design and testing.

Full Aims & Scope