By Topic

Computers and Digital Techniques, IEE Proceedings E

Issue 3 • Date May 1982

Filter Results

Displaying Results 1 - 12 of 12
  • Lifetime analyses of error-control coded semiconductor RAM systems

    Page(s): 81 - 85
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (522 KB)  

    The paper is concerned with developing quantitative results on the lifetime of coded random-access semiconductor memory systems. Although individual RAM chips are highly reliable, when large numbers of chips are combined to form a large memory system, the reliability may not be sufficiently high for the given application. In this case, error-correction coding is used to improve the reliability and hence the lifetime of the system. Formulas are developed which will enable the system designer to calculate the improvement in lifetime (over an uncoded system) for any particular coding scheme and size of memory. This will enable the designer to see if a particular memory system gives the required reliability, in terms of hours of lifetime, for the particular application. In addition, the designer will be able to calculate the percentage of identical systems that will, on average, last a given length of time. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Detection and location of errors by linear inequality checks

    Page(s): 86 - 92
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (750 KB)  

    Problems of error detection and error location in programs or specialised devices computing values of real functions are considered. Systems of linear inequality checks are used for error detection and error location. Theorems are given for solving the problem of the error-detecting and locating capabilities of memoryless and memory-aided decoding procedures based on linear-inequality checks. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Statistical efficiency of universal logic elements in realisation of logic functions

    Page(s): 93 - 99
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (648 KB)  

    The specification of standard logic elements with which any combinatorial or storage requirement can be realised is briefly reviewed, such elements ranging from simple NAND and NOR Boolean gates through to universal-logic-elements of several forms. Here we specifically consider for the first time a comprehensive range of the latter elements, and give the full statistics of the number of elements required to realise a range of duties in comparison with NAND and NOR gates. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Full text access may be available. Click article title to sign in or learn about subscription options.
  • Signal classification for automatic industrial inspection

    Page(s): 101 - 106
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (775 KB)  

    Details of a system designed to inspect web-type products are presented. The sensing device used is a laser scanner, and a brief description of the scanner is given. A set of bandpass filters is proposed as feature extracters. The required characteristics of the filters are determined through digital simulation, using feature selection methods. The linear classifier is designed from a set of training signals. Contextual information is used in the classification of signals into good product or into various defective categories. In addition, results of a study on inspection of magnetic tapes and abrasive sheets are described. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Realisation of multithreshold threshold-logic gates using charge-coupled devices

    Page(s): 107 - 110
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (447 KB)  

    A threshold logic gate is described which uses as its core a charge-coupled device. It is shown that the CCD is suitable for this application because of its ability to (a) quantise charge input to a gate, (b) add charge packets from different gates, and (c) permit conditional charge overflow to occur. The peripheral circuitry employs compatible MOSFET circuits, so that the entire gate can be made in integrated circuit form. The gate is voltage programmbale. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Tabular implementation for the ternary functions of two variables

    Page(s): 111 - 118
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (611 KB)  

    A tabular procedure is presented for the implementation of the ternary functions of two variables, based on a previous classification, as permutations, of ternary functions of two variables. The synthesis for any one of the 19 683 ternary functions of two variables may be obtained from the synthesis given for only 84 functions ¿¿ the canonical functions of 84 equivalence classes obtained in the above classification. For the synthesis, only 2-input AND and OR gates (besides unary operators) are used. This method compares favourably with standard methods and the whole procedure may easily be programmed to be executed by computers. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • M/G/1 queue analysis via the inverse Poisson transform

    Page(s): 119 - 122
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (545 KB)  

    The Poisson transform arises at several places in the theory of the M/G/1 queue, in the theory of photoelectricity and in signal theory. This paper discusses the problem of numerical inversion of the Poisson transform, with emphasis on its application to queueing problems. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Distributed multiple-microprocessor network

    Page(s): 123 - 130
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (946 KB)  

    The design of a distributed multiprocessor system has received much attention in recent years. With the advent of technology in LSI and VLSI, a cost-effective multiple-microprocessor module can be designed. The module can be employed as a basic element in configuring a distributed system. Several problems are to be solved in such a design: (a) internal structure of each module, (b) handshake between modules, (c) information interchange via distributed mailbox, (d) distributed timing and control, and (e) distributed priority resolving and deadlock detection. In this paper, these problems will be discussed and experimental solutions proposed. A simple performance analysis is also included. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Data Structure Techniques

    Save to Project icon | PDF file iconPDF (154 KB)  
    Freely Available from IEEE
  • Minicomputers: a Reference Book for Engineers, Scientists and Managers

    Save to Project icon | PDF file iconPDF (154 KB)  
    Freely Available from IEEE
  • Full text access may be available. Click article title to sign in or learn about subscription options.