By Topic

Computers and Digital Techniques, IEE Proceedings E

Issue 5 • Date September 1981

Filter Results

Displaying Results 1 - 9 of 9
  • COMELOT: a computer-aided measure for logic testability

    Publication Year: 1981 , Page(s): 177 - 189
    Save to Project icon | Click to expandAbstract | PDF file iconPDF (1527 KB)  

    This paper describes the theory and application of a testability assessment program, called CAMELOT, which has been developed for British Telecom. The program is intended for use as an interactive design aid, the testability predictions produced allowing the designer to make the best use of the range of testability improvement techniques available. CAMELOT uses a model of the test generation proce... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Improved design method for kaiser differentiators and comparison with equiripple method

    Publication Year: 1981 , Page(s): 190 - 196
    Save to Project icon | Click to expandAbstract | PDF file iconPDF (702 KB)  

    The paper describes several improvements in a method reported recently by Antoniou for the design of digital differentiators satisfying prescribed specifications. The improvements include the use of a more efficient optimisation algorithm, and a simple and accurate technique for the prediction of the required differentiator order. The improved design method is illustrated by several examples, and ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The new microprocessors

    Publication Year: 1981 , Page(s): 197 - 204
    Save to Project icon | Click to expandAbstract | PDF file iconPDF (1150 KB)  

    Many developments have taken place recently in the microprocessor market. New devices range from processor chips designed for use in analogue and digital communication systems to architectures which readily support high-level language run-time environments and compilers. Some of these architectures have a sophistication which was rare in large computers until recently. The paper is a tutorial surv... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Derivation of universal logic modules, for n ¿ 3, by algebraic means

    Publication Year: 1981 , Page(s): 205 - 211
    Save to Project icon | Click to expandAbstract | PDF file iconPDF (797 KB)  

    Universal logic modules (ULMs) are digital circuit configurations which, by appropriate connection to their input terminals, can be made to realise all possible combinational logic functions of a given number of independent binary input variables. The paper describes a method for deriving ULM circuits in general, and in particular considers circuits with three input variables. These are known to n... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • High-speed digital filter bank

    Publication Year: 1981 , Page(s): 212 - 217
    Save to Project icon | Click to expandAbstract | PDF file iconPDF (725 KB)  

    A real-time digital spectrum analyser to be used for speech recognition is described. The analyser implements 128 2nd-order digital filters designed using the bilinear transformation. Enough filter coefficients for eight filter banks can be stored in the analyser at any time and the time over which the spectra are averaged is variable. The analyser therefore makes it possible to vary and optimise ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design of a processing subsystem for the Manchester data-flow computer

    Publication Year: 1981 , Page(s): 218 - 224
    Save to Project icon | Click to expandAbstract | PDF file iconPDF (985 KB)  

    The design of a processing subsystem for a prototype data-flow computer being built at Manchester University is described. The machine architecture and underlying notation in which programs are expressed allow the exploitation of parallelism in program execution at the instruction level. The processing subsystem may thus be designed as a parallel array of processing elements with a modular input/o... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Conference reports. 5th symposium on computer arithmetic

    Publication Year: 1981
    Save to Project icon | PDF file iconPDF (181 KB)  
    Freely Available from IEEE
  • Conference reports. 11th IEEE international symposium on multiple-valued logic

    Publication Year: 1981 , Page(s): 225 - 226
    Save to Project icon | PDF file iconPDF (311 KB)  
    Freely Available from IEEE
  • Tutorial on proposed IEEE standard P754 on binary floating-point arithmetic

    Publication Year: 1981
    Save to Project icon | Click to expandAbstract | PDF file iconPDF (146 KB)  

    First Page of the Article
    View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.