Issue 9 • Date Sept. 2008
Filter Results
-
[Front cover]
|
PDF (102 KB)
-
[Inside front cover]
|
PDF (77 KB)
-
Introduction to the Special Section on Networks-on-Chip
|
PDF (64 KB)
-
-
Adaptive Channel Buffers in On-Chip Interconnection Networks— A Power and Performance Analysis
|
PDF (3782 KB)
-
Concepts and Implementation of Spatial Division Multiplexing for Guaranteed Throughput in Networks-on-Chip
|
PDF (3100 KB)
-
Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip
|
PDF (1474 KB)
-
A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip
|
PDF (4055 KB)
-
Secure Memory Accesses on Networks-on-Chip
|
PDF (2695 KB)
-
SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip
|
PDF (3216 KB)
-
-
-
Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model
|
PDF (1888 KB)
-
-
Silver Bullet Security Podcast Series
|
PDF (1080 KB)
-
Build Your Career in Computing [advertisement]
|
PDF (84 KB)
-
TC Information for authors
|
PDF (77 KB)
-
[Back cover]
|
PDF (102 KB)
Aims & Scope
The IEEE Transactions on Computers is a monthly publication with a wide distribution to researchers, developers, technical managers, and educators in the computer field.
Meet Our Editors
Editor-in-Chief
Fabrizio Lombardi
Department of Electrical and Computer Engineering
Northeastern University


