Issue 7 • Date July 2008
Filter Results
-
Table of contents
|
PDF (55 KB)
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems publication information
|
PDF (43 KB)
-
-
-
-
DDBDD: Delay-Driven BDD Synthesis for FPGAs
|
PDF (490 KB)
-
Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled
Interconnect Lines
|
PDF (1720 KB)
-
NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints
|
PDF (1660 KB)
-
Chip Optimization Through STI-Stress-Aware Placement Perturbations and Fill Insertion
|
PDF (764 KB)
-
Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations
|
PDF (599 KB)
-
Stochastic Modeling and Optimization for Energy Management in Multicore Systems: A Video Decoding Case Study
|
PDF (969 KB)
-
-
-
-
-
-
-
-
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Information for authors
|
PDF (26 KB)
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems society information
|
PDF (28 KB)
Aims & Scope
Contains articles on methods, algorithms, and human-machine interfaces for physical and logical design, including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, and documentation of integrated-circuit and systems designs of all complexities.
Meet Our Editors
Editor-in-Chief
Sachin Sapatnekar
University of Minnesota
Dept. of Electrical and Computer Engineering
4-174 Keller Hall, 200 Union Street SE
Minneapolis, MN 55455 55455 USA
sachin@umn.edu


