# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 27

Publication Year: 2008, Page(s):C1 - C4
| |PDF (94 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers publication information

Publication Year: 2008, Page(s): C2
| |PDF (37 KB)
• ### Incoming Editorial

Publication Year: 2008, Page(s):477 - 479
| |PDF (296 KB) | HTML
• ### A Low-Voltage Low-Power CMOS Analog Adaptive Equalizer for UTP-5 Cables

Publication Year: 2008, Page(s):480 - 495
Cited by:  Papers (19)
| |PDF (2736 KB) | HTML

An analog adaptive equalizer based on a feed-forward architecture is implemented in 0.18-mum digital CMOS process. The equalizer is implemented with only digital core devices and operates at 125 Mbps over unshielded-twisted-pair category-5 cable of up to 100 m. Novel low-power circuit and system techniques resulted in 3.7-mW total power consumption and supply voltage operation as low as 1.6 V. The... View full abstract»

• ### On the Design of a Programmable-Gain Amplifier With Built-In Compact DC-Offset Cancellers for Very Low-Voltage WLAN Systems

Publication Year: 2008, Page(s):496 - 509
Cited by:  Papers (27)  |  Patents (1)
| |PDF (1754 KB) | HTML

Two circuit techniques adopted in the design of an embedded programmable-gain amplifier (PGA) for very low-voltage (LV) wireless local-area network systems are presented. A switched-current-resistor (SCR) technique minimizes the bandwidth variation and the transient in gain tuning by stabilizing, concurrently, the PGA's feedback factor and quiescent-operating point. Another technique, inside-opamp... View full abstract»

• ### A Reconfigurable Mixed-Signal VLSI Implementation of Distributed Arithmetic Used for Finite-Impulse Response Filtering

Publication Year: 2008, Page(s):510 - 521
Cited by:  Papers (13)
| |PDF (1588 KB) | HTML

A reconfigurable implementation of distributed arithmetic (DA) for post-processing applications is described. The input of DA is received in digital form and its analog coefficients are set by using the floating-gate voltage references. The effect of the offset and gain errors on DA computational accuracy is analyzed, and theoretical results for the limitations of this design strategy are presente... View full abstract»

• ### Analysis and Characterization of the Effects of Clock Jitter in A/D Converters for Subsampling

Publication Year: 2008, Page(s):522 - 534
Cited by:  Papers (8)  |  Patents (1)
| |PDF (4159 KB) | HTML

This paper investigates nature and effects of jitter on the clock edge that triggers the sample/hold used in direct-sampling and IF-sampling receiver architectures. The impact of the aperture uncertainty is theoretically discussed, simulated, and measured in the case of the high-frequency front-end of a 16-bit 65 MS/s analog-digital converter. Both characterizations of the phenomenon are considere... View full abstract»

• ### Phase-Encoding for On-Chip Signalling

Publication Year: 2008, Page(s):535 - 545
Cited by:  Papers (4)
| |PDF (864 KB) | HTML

A novel self-timed communication protocol is based on the phase-modulation of a reference signal. The reference signal is sent on a number of transmission lines and the data can be recovered observing the sequence of events on the these lines. Employing several lines increases the number of states hence reducing the number of symbols required for a transmission. A new encoding algorithm is describ... View full abstract»

• ### A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System

Publication Year: 2008, Page(s):546 - 558
Cited by:  Papers (3)
| |PDF (1197 KB) | HTML

Over the last three decades, there has been considerable interest in the implementation of digital computer elements using hardware based on the residue number system, (RNS) due to the carry free addition and other beneficial characteristics of this system. Scaling operation is one of the essential operations in this number system, and is required for almost every digital signal processing applica... View full abstract»

• ### Contention Resolution—A New Approach to Versatile Subexpressions Sharing in Multiple Constant Multiplications

Publication Year: 2008, Page(s):559 - 571
Cited by:  Papers (12)
| |PDF (811 KB) | HTML

Multiple constant multiplications (MCM) have been a core operation in many digital signal processing applications. In this paper, an efficient generalized contention resolution algorithm (CRA) is proposed to eliminate three broad categories of reusable common subexpressions in MCM. The idea is to revert a precedential decision of suboptimal common subexpressions by a localized cost function evalua... View full abstract»

• ### Layered Approx-Regular LDPC: Code Construction and Encoder/Decoder Design

Publication Year: 2008, Page(s):572 - 585
Cited by:  Papers (10)  |  Patents (1)
| |PDF (1423 KB) | HTML

Layered approximately regular (LAR) low-density parity-check (LDPC) codes are proposed, with which one single pair of encoder and decoder support various code lengths and code rates. The parity check matrices of LAR-LDPC codes have a "layer-block-cell" structure with some additional constraints. An encoder architecture is then designed for LAR-LDPC codes, by making two improvements to the Richards... View full abstract»

• ### Hankel-Norm Approximation of IIR by FIR Models: A Constructive Method

Publication Year: 2008, Page(s):586 - 598
Cited by:  Papers (4)
| |PDF (629 KB) | HTML

This paper presents a constructive method for (sub)optimal finite-impulse response (FIR) approximation of infinite-impulse response (IIR) models. The method minimizes the Hankel norm of the approximation error by using an explicit solution to the norm-preserved dilation problem. It has advantages over the existing methods in that it is a unified method for both single-input single-output and multi... View full abstract»

• ### A Balanced Approach to Multichannel Blind Deconvolution

Publication Year: 2008, Page(s):599 - 613
Cited by:  Papers (3)
| |PDF (1233 KB) | HTML

In some general state-space approaches to the multichannel blind deconvolution problem, e.g., the information backpropagation approach (Zhang and Cichocki 2000), an implicit assumption is usually involved therein, viz., the dimension of the state vector of the mixer is known a priori. In general, if the number of states in the state space is not known a priori, Zhang and Cichocki (2000) suggested ... View full abstract»

• ### Feasibility of Analog Realization of a Sliding-Mode Observer: Application to Data Transmission

Publication Year: 2008, Page(s):614 - 624
Cited by:  Papers (19)
| |PDF (736 KB) | HTML

One of the main contributions of this paper is to highlight the feasibility of analog realization of a chaotic observer-based communication system. The system is composed of a chaotic Colpitts oscillator considered as transmitter and a sliding-mode observer used as receiver. The method used in this realization is based on the synchronization of two chaotic systems (transmitter-receiver). Moreover,... View full abstract»

• ### An $H_{infty}$ Approach for Robust Calibration of Cascaded Sigma–Delta Modulators

Publication Year: 2008, Page(s):625 - 634
Cited by:  Papers (8)
| |PDF (443 KB) | HTML

In this paper, we propose a novel robust H infin optimization approach to the design of digital filters for calibrating 2-1 cascaded sigma-delta (SD) modulators. The main contribution of this paper consists of two parts. First, we develop a new filter design technique based on linear matrix inequalities applied to a model-matching problem with polytopic uncertainties in parameter... View full abstract»

• ### A Fast Passivity Test for Stable Descriptor Systems via Skew-Hamiltonian/Hamiltonian Matrix Pencil Transformations

Publication Year: 2008, Page(s):635 - 643
Cited by:  Papers (12)
| |PDF (645 KB) | HTML

Passivity of a linear system is an important property to guarantee stable global simulation. Most circuits and interconnected systems are naturally described as descriptor systems (DSs) or singular state spaces. Passivity tests for DSs, however, are much less developed compared to their regular (nonsingular) state space counterparts. For large-scale DSs, the existing linear-matrix-inequality test ... View full abstract»

• ### Optimizations of a Hardware Decoder for Deep-Space Optical Communications

Publication Year: 2008, Page(s):644 - 658
Cited by:  Papers (5)  |  Patents (5)
| |PDF (1588 KB) | HTML

The National Aeronautics and Space Administration has developed a capacity approaching modulation and coding scheme that comprises a serial concatenation of an inner accumulate pulse-position modulation (PPM) and an outer convolutional code [or serially concatenated PPM (SCPPM)] for deep-space optical communications. Decoding of this code uses the turbo principle. However, due to the nonbinary pro... View full abstract»

• ### Cell Search in WCDMA Under Large-Frequency and Clock Errors: Algorithms to Hardware Implementation

Publication Year: 2008, Page(s):659 - 671
Cited by:  Papers (3)  |  Patents (3)
| |PDF (1459 KB) | HTML

This paper proposes a complete cell-search solution for real-world handset operations in the wide-band code-division multiple-access system. Large-frequency and clock errors are induced at initial search due to an inaccuracy of crystal oscillators within handsets and could cause fatal performance degradation. In addition to a primary search algorithm for achieving essential pseudo-noise code acqui... View full abstract»

• ### Low-Power VLSI Implementation of the Inner Receiver for OFDM-Based WLAN Systems

Publication Year: 2008, Page(s):672 - 686
Cited by:  Papers (23)
| |PDF (1874 KB) | HTML

We propose low-power designs for the synchronizer and channel estimator units of the Inner Receiver in wireless local area network systems. The objective of the work is the optimization, with respect to power, area, and latency, of both the signal processing algorithms themselves and their implementation. Novel circuit design strategies have been employed to realize optimal hardware and power effi... View full abstract»

• ### Switched-Capacitor/Switched-Inductor Structures for Getting Transformerless Hybrid DC–DC PWM Converters

Publication Year: 2008, Page(s):687 - 696
Cited by:  Papers (417)  |  Patents (1)
| |PDF (1294 KB) | HTML

A few simple switching structures, formed by either two capacitors and two-three diodes (C-switching), or two inductors and two-three diodes (L-switching) are proposed. These structures can be of two types: ldquostep-downrdquo and ldquostep-up.rdquo These blocks are inserted in classical converters: buck, boost, buck-boost, Cuk, Zeta, Sepic. The ldquostep-downrdquo C- or L-switching structures can... View full abstract»

• ### Discontinuous Dynamics of Electric Power System With DC Transmission: A Study on DAE System

Publication Year: 2008, Page(s):697 - 707
Cited by:  Papers (9)
| |PDF (444 KB) | HTML

Transient stability of power systems with dc transmission is an important problem for planing and operation of future power networks. A differential-algebraic equation (DAE) system is proposed for transient stability analysis of a practical ac/dc power system which includes one synchronous generator operating onto both ac and dc transmissions. When transient stability analysis is performed using t... View full abstract»

• ### Corrections to “Design and Performance Analysis of a Unified, Reconfigurable HMAC-Hash Unit” [Dec 07 2683-2695]

Publication Year: 2008, Page(s): 708
| |PDF (22 KB) | HTML

In the above titled paper (ibid., vol 54, no. 12, pp. 2683-2695), the first paragraph of Section I (p. 2683), was incomplete. The correct paragraph is presented here. View full abstract»

• ### 2008 IEEE Asia Pacific Conference on Circuits and Systems

Publication Year: 2008, Page(s): 709
| |PDF (674 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers Information for authors

Publication Year: 2008, Page(s): 710
| |PDF (30 KB)

Publication Year: 2008, Page(s): 711
| |PDF (369 KB)

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK