Issue 1 • Date Jan. 2008
Filter Results
-
Table of contents
|
PDF (37 KB)
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems publication information
|
PDF (40 KB)
-
Editorial
|
PDF (26 KB)
-
CMP Fill Synthesis: A Survey of Recent Studies
|
PDF (1102 KB)
-
-
-
-
A Time-Domain Oscillator Envelope Tracking Algorithm Employing Dual Phase Conditions
|
PDF (1188 KB)
-
FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design
|
PDF (544 KB)
-
-
-
-
-
Unspecified Transition Faults: A Transition Fault Model for At-Speed Fault Simulation and Test Generation
|
PDF (413 KB)
-
-
A Scalable Statistical Static Timing Analyzer Incorporating Correlated Non-Gaussian and Gaussian Parameter Variations
|
PDF (513 KB)
-
-
-
-
-
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Information for authors
|
PDF (24 KB)
-
IEEE copyright form
|
PDF (1057 KB)
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems society information
|
PDF (23 KB)
Aims & Scope
Contains articles on methods, algorithms, and human-machine interfaces for physical and logical design, including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, and documentation of integrated-circuit and systems designs of all complexities.
Meet Our Editors
Editor-in-Chief
Sachin Sapatnekar
University of Minnesota
Dept. of Electrical and Computer Engineering
4-174 Keller Hall, 200 Union Street SE
Minneapolis, MN 55455 55455 USA
sachin@umn.edu


