IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Journals & Magazines > Micro, IEEE ... Volume 27 Issue 5

Micro, IEEE

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Micro, IEEE

Issue 5 • Date Sept.-Oct. 2007

Society Sponsor

Filter Results

You have selected:

You have selected:

[Front cover]

Table of contents

Masthead

Guest Editors' Introduction: On-Chip Interconnects for Multicores

Characterizing the Cell EIB On-Chip Network

On-Chip Interconnection Architecture of the Tile Processor

Synchronization through Communication in a Massively Parallel Processor Array

On-Chip Interconnection Networks of the TRIPS Chip

A 5-GHz Mesh Interconnect for a Teraflops Processor

Architecture of the Scalable Communications Core's Network on Chip

Bringing NoCs to 65 nm

Challenges and Promising Results in NoC Prototyping Using FPGAs

Research Challenges for On-Chip Interconnection Networks

Federal Appeals Court Sees Potential Antitrust Violation in Standardization Skullduggery

Dog Days for Broadband

IEEE Micro Special Issue

IEEE Computer Society Membership

Aims & Scope

Meet Our Editors

Further Links

IEEE Account

Purchase Details

Profile Information

Need Help?