By Topic

IEEE Transactions on Nuclear Science

Issue 4 • Aug. 1985

Filter Results

Displaying Results 1 - 25 of 66
  • [Front cover]

    Publication Year: 1985, Page(s): c1
    Request permission for commercial reuse | PDF file iconPDF (94 KB)
    Freely Available from IEEE
  • IEEE Transactions on Nuclear Science

    Publication Year: 1985, Page(s): c2
    Request permission for commercial reuse | PDF file iconPDF (258 KB)
    Freely Available from IEEE
  • Table of contents

    Publication Year: 1985, Page(s):nil1 - nil3
    Request permission for commercial reuse | PDF file iconPDF (422 KB)
    Freely Available from IEEE
  • The Nucleus

    Publication Year: 1985, Page(s): 1260
    Request permission for commercial reuse | PDF file iconPDF (55 KB)
    Freely Available from IEEE
  • 4th Conference on Real Time Computer Applciations in Nuclear and Particle Physics

    Publication Year: 1985, Page(s): 1261
    Request permission for commercial reuse | PDF file iconPDF (53 KB)
    Freely Available from IEEE
  • Participants

    Publication Year: 1985, Page(s):1262 - 1267
    Request permission for commercial reuse | PDF file iconPDF (477 KB)
    Freely Available from IEEE
  • The TFTR Charge Exchange Diagnostic Software Systems

    Publication Year: 1985, Page(s):1268 - 1271
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1344 KB)

    This paper describes the applications software systems for computer control and monitoring of diagnostic hardware, and for data acquisition and analysis of the TFTR (Tokamak Fusion Test Reactor) Charge Exchange diagnostics. The TFTR Charge Exchange diagnostics are comprised of two autonomous systems, each consisting of up to six independent analyzer modules viewing the plasma at different angles a... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • PLLS, a Portable Interactive Language System

    Publication Year: 1985, Page(s):1272 - 1275
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (779 KB)

    First Page of the Article
    View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Interface Language for Diagnostic Control

    Publication Year: 1985, Page(s):1276 - 1278
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1042 KB)

    The neutron multichannel collimator diagnostic on TFTR is run with the help of a keyboard-entered interface language. The language allows the user to interact with the real-time control and data analysis systems in a consistent and efficient manner. It uses a vocabulary that can be abbreviated into one character commands which the proficient user may concatenate into command words. This allows the... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Dynamic Data Structures and Concurrency in a Real-Time Data Acquisition System

    Publication Year: 1985, Page(s):1279 - 1285
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1681 KB)

    We report on our efforts in developing an innovative real-time data acquisition system that makes extensive use of dynamic data structures, concurrency and state machine features. The Data Acquisition Command Language developed at the Los Alamos Weapons Neutron Research (WNR) Facility is a Pascal-based system that incorporates these features to maximize system performance, reliability and adaptabi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Progress on the Data Acquisition System at NSCL

    Publication Year: 1985, Page(s):1286 - 1289
    Cited by:  Papers (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (821 KB)

    We report on the progress made in data acquisition software development. Specifically, a unique generalized data routing scheme has been developed which allows user online analysis programs to be safely integrated into the acquisition system without endangering data sent to event recording devices. We describe the structure of the system. Performance is discussed and throughput calculated from it.... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Data Acquisition Command Interface Using VAX/VMS DCL

    Publication Year: 1985, Page(s):1290 - 1293
    Cited by:  Papers (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (911 KB)

    The user interface to a data acquisition system is being developed at the Los Alamos Weapons Neutron Research Facility using the VAX/VMS command language interface DCL. Commands are being implemented which provide for system initialization and control functions and FASTBUS diagnostics. The data acquisition system incorporates the concept of a data acquisition "state" (running, halted, etc.) where ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Discussion of Tools and Techniques for Distributed Processor Based Control Systems Using CAMAC

    Publication Year: 1985, Page(s):1294 - 1298
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (884 KB)

    This paper describes and analyzes various distributed processor architectures using commercially available CAMAC components. The general orientation is toward distributed control systems using Digital Equipment Corporation LSI-11 processors in a CAMAC environment. The paper describes in detail software tools available to simplify the development of applications software and to provide a high-level... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Experience with an Implementation of the Revised Standard Routines for FASTBUS

    Publication Year: 1985, Page(s):1299 - 1302
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (663 KB)

    We have noted several benefits in our implementation of the Revised Standard Routines for FASTBUS. The user application code is simpler because the package itself contains more functionality. Our system is not dependent on the application program detecting, interpreting, and reporting all encountered errors due to the automatic status reporter. Making list manipulation simpler has resulted in more... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Software for Initializing Multi-Segment FASTBUS Systems

    Publication Year: 1985, Page(s):1303 - 1305
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (489 KB)

    Before becoming fully operational, a FASTBUS system must be initialized; each segment interconnect (SI) must be downloaded with the correct route table, group address (GP) assignments must be made to each segment, etc. Furthermore, each system component must be initialized in the correct order; a given segment cannot be accessed until all SIs on the path to that segment have been initialized. It i... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A 32-Bit Computer for Large Memory Applications on the FASTBUS

    Publication Year: 1985, Page(s):1306 - 1308
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (618 KB)

    A FASTBUS based 32-bit computer is being built at Los Alamos National Laboratory for use in systems requiring large fast memory in the FASTBUS environment. A separate local execution bus allows data reduction to proceed concurrently with other FASTBUS operations. The computer, which can operate in either master or slave mode, includes the National Semiconductor NS32032 chip set with demand paged m... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Current Status of the FASTBUS Micro-VAX

    Publication Year: 1985, Page(s):1309 - 1312
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1139 KB)

    The present hardware, firmware, and software design and status of the Fastbus Micro-VAX, a two board Fastbus module packaging of the DEC Micro-VAX II computing system, will be described. The hardware currently features an Intel 80186, equipped with 64 kB of ROM, 32 kB of RAM, and an 82586/82501 Ethernet port, as a front end I/O processor, plus a high bandwidth Fastbus interface implemented in semi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Dedicated Line-Processor as Used at the SHF

    Publication Year: 1985, Page(s):1313 - 1317
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1036 KB)

    A hardwired trigger processor was used at the SLAC Hybrid Facility to find evidence for charged tracks originating from the fiducial volume of a 40" rapid-cycling bubble chamber. Straight-line projections of these tracks in the plane perpendicular to the applied magnetic field were searched for using data from three sets of proportional wire chambers (PWC). This information was made directly avail... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Fast, Microprocessor Driven, Data Acquisition for Fermilab Experiment E-705

    Publication Year: 1985, Page(s):1318 - 1320
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (645 KB)

    Data rate in excess of 105 16-bit CAMAC words/sec, with peak rates of up to 2×106 words/sec, are expected from Fermilab experiment E-705. To handle such rate, a fast Data Acquisition System was designed, composed of several CAMAC Smart Controllers, sending their data, in a combined serial/parallel organization, to a VME based data collection and forwarding system. Such a system, contained in ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The 3081/E Processor and Its on-Line Use

    Publication Year: 1985, Page(s):1321 - 1325
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1147 KB)

    The 3081/E is a second generation emulator of a mainframe IBM. One of it's applications will be to form part of the data acquisition system of the upgraded Mark II detector for data taking at the SLAC linear collider. Since the processor does not have direct connections to I/O devices a FASTBUS interface will be provided to allow communication with both SLAC Scanner Processors (which are responsib... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Smart Crate Controller for Fast CAMAC Data Acquisition

    Publication Year: 1985, Page(s):1326 - 1330
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (784 KB)

    A smart CAMAC Crate Controller has been designed for use in Fermilab experiment E-705. Its distinctive feature is a hardwired list processor performing block transfers by executing lists of pre-stored CAMAC instructions. Data collected from the crate are sent to an external port: controllers organized in serial or parallel channels, transmit their data to buffer memories. Processing of interactive... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • FASTBUS State Generator a Simple, High Speed Module for Testing FASTBUS Interfaces

    Publication Year: 1985, Page(s):1331 - 1334
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1390 KB)

    The FASTBUS State Generator provides a convenient method of independently controlling FASTBUS signals at normal bus speeds. Parallel generation or test of all FASTBUS lines at rates up to 25 MHz is possible using a simplified version of BASIC. The module may be programmed to emulate many of the sequential interface charateristics of standard FASTBUS devices View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Status of the Segment Interconnect, Cable Segment Ancillary Logic, and the Cable Segment Hybrid Driver Projects

    Publication Year: 1985, Page(s):1335 - 1338
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (826 KB)

    First Page of the Article
    View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • ADC FASTBUS 12 Bits-96 Channels (ID : F6829)

    Publication Year: 1985, Page(s):1339 - 1340
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (416 KB)

    The 96 input channels are multiplexed to six (12 bits) converters in such a way that adjacent channels are driven to different chips. The maximum conversion time is 65 μs. Common analog threshold for zero suppression is available with possible choice of neighbours to be converted. The threshold action can be disabled by external input command (or CSR # 0 status). S.R. and broadcasts are im... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Fast Spectrum Acquisition System with Selection and Routing

    Publication Year: 1985, Page(s):1341 - 1344
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (782 KB)

    Two features of a general purpose nuclear data acquisition system are described: the use of an MBD front end processor as a 4 channel multifunction device, and of special hardware to allow fast add-1 to memory spectrum accumulation with logical event selection and routing by digital windows. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

IEEE Transactions on Nuclear Science focuses on all aspects of the theory and applications of nuclear science and engineering, including instrumentation for the detection and measurement of ionizing radiation; particle accelerators and their controls; nuclear medicine and its application; effects of radiation on materials, components, and systems; reactor instrumentation and controls; and measurement of radiation in space.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Paul Dressendorfer
11509 Paseo del Oso NE
Albuquerque, NM  87111  USA