By Topic

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Issue 2 • Date Feb. 2007

Filter Results

Displaying Results 1 - 24 of 24
  • Table of contents

    Publication Year: 2007, Page(s):C1 - C4
    Request permission for commercial reuse | PDF file iconPDF (43 KB)
    Freely Available from IEEE
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems publication information

    Publication Year: 2007, Page(s): C2
    Request permission for commercial reuse | PDF file iconPDF (40 KB)
    Freely Available from IEEE
  • Guest Editorial

    Publication Year: 2007, Page(s):201 - 202
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (480 KB) | HTML iconHTML

    The nine papers in this special section are expanded versions of papers first presented at the fourteenth International Symposium on Field-Programmable Gate Arrays in 2006. Briefly summarizes the articles included in this section. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Measuring the Gap Between FPGAs and ASICs

    Publication Year: 2007, Page(s):203 - 215
    Cited by:  Papers (269)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (258 KB) | HTML iconHTML

    This paper presents experimental measurements of the differences between a 90-nm CMOS field programmable gate array (FPGA) and 90-nm CMOS standard-cell application-specific integrated circuits (ASICs) in terms of logic density, circuit speed, and power consumption for core logic. We are motivated to make these measurements to enable system designers to make better informed choices between these tw... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Performance Benefits of Monolithically Stacked 3-D FPGA

    Publication Year: 2007, Page(s):216 - 229
    Cited by:  Papers (63)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (816 KB) | HTML iconHTML

    The performance benefits of a monolithically stacked three-dimensional (3-D) field-programmable gate array (FPGA), whereby the programming overhead of an FPGA is stacked on top of a standard CMOS layer containing logic blocks (LBs) and interconnects, are investigated. A Virtex-II-style two-dimensional (2-D) FPGA fabric is used as a baseline architecture to quantify the relative improvements in log... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Optimality Study of Logic Synthesis for LUT-Based FPGAs

    Publication Year: 2007, Page(s):230 - 239
    Cited by:  Papers (19)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (895 KB) | HTML iconHTML

    Field-programmable gate-array (FPGA) logic synthesis and technology mapping have been studied extensively over the past 15 years. However, progress within the last few years has slowed considerably (with some notable exceptions). It seems natural to then question whether the current logic-synthesis and technology-mapping algorithms for FPGA designs are producing near-optimal solutions. Although th... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Improvements to Technology Mapping for LUT-Based FPGAs

    Publication Year: 2007, Page(s):240 - 253
    Cited by:  Papers (25)  |  Patents (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (513 KB) | HTML iconHTML

    This paper presents several orthogonal improvements to the state-of-the-art lookup table (LUT)-based field-programmable gate array (FPGA) technology mapping. The improvements target the delay and area of technology mapping as well as the runtime and memory requirements. 1) Improved cut enumeration computes all K-feasible cuts, without pruning, for up to seven inputs for the largest Microelectronic... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • FPGA Pipeline Synthesis Design Exploration Using Module Selection and Resource Sharing

    Publication Year: 2007, Page(s):254 - 265
    Cited by:  Papers (41)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (716 KB) | HTML iconHTML

    The primary goal during synthesis of digital signal processing (DSP) circuits is to minimize the hardware area while meeting a minimum throughput constraint. In field-programmable gate array (FPGA) implementations, significant area savings can be achieved by using slower, more area-efficient circuit modules and/or by time-multiplexing faster, larger circuit modules. Unfortunately, manual explorati... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Exploration and Customization of FPGA-Based Soft Processors

    Publication Year: 2007, Page(s):266 - 277
    Cited by:  Papers (24)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1000 KB) | HTML iconHTML

    As embedded systems designers increasingly use field-programmable gate arrays (FPGAs) while pursuing single-chip designs, they are motivated to have their designs also include soft processors, processors built using FPGA programmable logic. In this paper, we provide: 1) an exploration of the microarchitectural tradeoffs for soft processors and 2) a set of customization techniques that capitalizes ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Power-Efficient RAM Mapping Algorithms for FPGA Embedded Memory Blocks

    Publication Year: 2007, Page(s):278 - 290
    Cited by:  Papers (9)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (765 KB) | HTML iconHTML

    Contemporary field-programmable gate array (FPGA) design requires a spectrum of available physical resources. As FPGA logic capacity has grown, locally accessed FPGA embedded memory blocks have increased in importance. When targeting FPGAs, application designers often specify high-level memory functions, which exhibit a range of sizes and control structures. These logical memories must be mapped t... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC

    Publication Year: 2007, Page(s):291 - 295
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (283 KB) | HTML iconHTML

    This paper presents tools that automate the creation of domain-specific complex programmable logic devices (CPLDs), targeted for systems-on-a-chip. By tailoring full-crossbar-based CPLDs to the domains that they support, we provide results that beat fixed reconfigurable architectures by 5.5times-11.8times on average in terms of area-delay product. We also create sparse-crossbar-based CPLD architec... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A 90-nm Low-Power FPGA for Battery-Powered Applications

    Publication Year: 2007, Page(s):296 - 300
    Cited by:  Papers (62)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (365 KB) | HTML iconHTML

    Programmable logic devices such as field-programmable gate arrays (FPGAs) are useful for a wide range of applications. However, FPGAs are not commonly used in battery-powered applications because they consume more power than application-specified integrated circuits and lack power management features. In this paper, we describe the design and implementation of Pika, a low-power FPGA core targeting... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Enhanced Design Flow and Optimizations for Multiproject Wafers

    Publication Year: 2007, Page(s):301 - 311
    Cited by:  Papers (1)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (585 KB) | HTML iconHTML

    The aggressive scaling of very large-scale integration feature size and the pervasive use of advanced reticle enhancement technologies lead to dramatic increases in mask costs, pushing prototype and low-volume production designs to the limit of economic feasibility. Multiproject wafers (MPWs), or "shuttle" runs, provide an attractive solution for such designs by providing a mechanism to share the ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Reducing Data TLB Power via Compiler-Directed Address Generation

    Publication Year: 2007, Page(s):312 - 324
    Cited by:  Papers (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (434 KB) | HTML iconHTML

    Address translation using the translation lookaside buffer (TLB) consumes as much as 16% of the chip power on some processors because of its high associativity and access frequency. While prior work has looked into optimizing this structure at the circuit and architectural levels, this paper takes a different approach to optimizing its power by reducing the number of data TLB (dTLB) lookups for da... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Accelerated Chip-Level Thermal Analysis Using Multilayer Green's Function

    Publication Year: 2007, Page(s):325 - 344
    Cited by:  Papers (18)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1120 KB) | HTML iconHTML

    Continual scaling of transistors and interconnects has exacerbated the power and thermal management problems in the design of ultralarge-scale integrated (ULSI) circuits. This paper presents an efficient thermal-analysis method of O(NlgN) complexity, where N is the number of blocks that discretize the heat-source or temperature-observation regions. The method is named LOTAGre and formulated using ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An Efficient Tile-Based ECO Router Using Routing Graph Reduction and Enhanced Global Routing Flow

    Publication Year: 2007, Page(s):345 - 358
    Cited by:  Papers (12)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1338 KB) | HTML iconHTML

    Engineering change order (ECO) routing is frequently requested in the later design stage for the purpose of delay and noise optimization. ECO routing is complicated as a result of huge existing obstacles and the requests for various design rules. The tile-based routing model results in fewer nodes of the routing graph than grid and connection-based routers; however, the number of nodes of the tile... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Fast Identification of Custom Instructions for Extensible Processors

    Publication Year: 2007, Page(s):359 - 368
    Cited by:  Papers (34)  |  Patents (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (650 KB) | HTML iconHTML

    This paper proposes a fast algorithm to enumerate all convex subgraphs that satisfy the I/O constraints from the dataflow graph (DFG) of a basic block. The algorithm can be tuned to determine all subgraphs or only those connected subgraphs. This allows a choice between better instruction-set extension (ISE) and faster design space exploration. The algorithm uses a grading method to identify the ne... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Optimizing Intratask Voltage Scheduling Using Profile and Data-Flow Information

    Publication Year: 2007, Page(s):369 - 385
    Cited by:  Papers (12)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (987 KB) | HTML iconHTML

    Intratask dynamic-voltage scheduling (IntraDVS), which adjusts the supply voltage within an individual-task boundary, has been introduced as an effective technique for developing low-power single-task applications or low-power multitask applications, where a small number of tasks are dominant in total execution time. The original IntraDVS technique used the remaining worst case execution cycles, a... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Relationship Between Entropy and Test Data Compression

    Publication Year: 2007, Page(s):386 - 395
    Cited by:  Papers (27)  |  Patents (5)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (285 KB) | HTML iconHTML

    The entropy of a set of data is a measure of the amount of information contained in it. Entropy calculations for fully specified data have been used to get a theoretical bound on how much that data can be compressed. This paper extends the concept of entropy for incompletely specified test data (i.e., that has unspecified or don't care bits) and explores the use of entropy to show how bounds on th... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • LFSR-Reseeding Scheme Achieving Low-Power Dissipation During Test

    Publication Year: 2007, Page(s):396 - 401
    Cited by:  Papers (49)  |  Patents (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (204 KB) | HTML iconHTML

    This paper presents a new low-power test-data-compression scheme based on linear feedback shift register (LFSR) reseeding. A drawback of compression schemes based on LFSR reseeding is that the unspecified bits are filled with random values, which results in a large number of transitions during scan-in, thereby causing high-power dissipation. A new encoding scheme that can be used in conjunction wi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • In this issue

    Publication Year: 2007, Page(s): 402
    Request permission for commercial reuse | PDF file iconPDF (99 KB)
    Freely Available from IEEE
  • 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007)

    Publication Year: 2007, Page(s): 403
    Request permission for commercial reuse | PDF file iconPDF (617 KB)
    Freely Available from IEEE
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Information for authors

    Publication Year: 2007, Page(s): 404
    Request permission for commercial reuse | PDF file iconPDF (24 KB)
    Freely Available from IEEE
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems society information

    Publication Year: 2007, Page(s): C3
    Request permission for commercial reuse | PDF file iconPDF (24 KB)
    Freely Available from IEEE

Aims & Scope

The purpose of this Transactions is to publish papers of interest to individuals in the area of computer-aided design of integrated circuits and systems composed of analog, digital, mixed-signal, optical, or microwave components.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief

VIJAYKRISHNAN NARAYANAN
Pennsylvania State University
Dept. of Computer Science. and Engineering
354D IST Building
University Park, PA 16802, USA
vijay@cse.psu.edu