By Topic

Computers, IEEE Transactions on

Issue 10 • Date Oct. 1982

Filter Results

Displaying Results 1 - 19 of 19
  • IEEE Transactions on Computers - Table of contents

    Publication Year: 1982 , Page(s): c1
    Save to Project icon | Request Permissions | PDF file iconPDF (494 KB)  
    Freely Available from IEEE
  • IEEE Computer Society

    Publication Year: 1982 , Page(s): c2
    Save to Project icon | Request Permissions | PDF file iconPDF (276 KB)  
    Freely Available from IEEE
  • Special Issue on Computer Architecture for Pattern Analysis and Image Database Management

    Publication Year: 1982 , Page(s): 921 - 922
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1485 KB)  

    THIS Special Issue is an outgrowth of a research workshop that took place at Hot Springs, VA, in November 1981 [1]. The workshop carried the same title as this issue and attracted, thanks to the efforts of the Program Committee and support from the National Science Foundation, distinguished researchers from both the computer architecture field and the image analysis field. In conjunction with the workshop, a general Call for Papers announcement was sent out, and provided the opportunity for those who were unable to participate in the workshop to contribute. With the help of many volunteer referees, we have selected 13 out of some 35 submissions for inclusion in this Special Issue. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Star: A Local Network System for Real-Time Management of Imagery Data

    Publication Year: 1982 , Page(s): 923 - 933
    Cited by:  Papers (15)  |  Patents (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (3351 KB)  

    Overall architecture of a local computer network, Star, is described. The objective is to accomplish a cost-effective system which provides multiple users a real-time service of manipulating very large volume imagery information and data. Star consists of a reconfigurable communication subnet (Starnet), heterogeneous resource units, and distributed-control software entities. Architectural aspects of a fault-tolerant communication subnet, distributed database management, and a distributed scheduling strategy for configuring desirable computation topology are exploited. A model for comparing cost-effectiveness among Starnet, crossbar, and multiple buses is included. It is concluded that Starnet outperforms the other two when the number of units to be connected is larger than 64. This project serves as a research tool for using current and projected technology to innovate better schemes for parallel image processing. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • SIMD Image Resampling

    Publication Year: 1982 , Page(s): 934 - 942
    Cited by:  Papers (4)  |  Patents (4)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (2695 KB)  

    Due to advances in VLSI technology, large scale arrays of microprocessors forming parallel processing systems have become feasible. The use of such a microprocessor array operating in the SIMD (single instruction stream-multiple data stream) mode to perform image resampling is explored. A general theory of resampling in terms of offsets is developed. From this, an approach to performing resampling in an SIMD environment is given. Detailed analysis of the SIMD algorithm is presented, and computational speedup over conventional uniprocessor approaches is shown to be approximately a factor of N where N is the number of processors used. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Image Processing on ZMOB

    Publication Year: 1982 , Page(s): 943 - 951
    Cited by:  Papers (15)  |  Patents (3)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (2847 KB)  

    ZMOB is a multimicroprocessor system consisting of 256 Z80A microprocessors that communicate via a fast cyclic shift-register bus. This paper discusses the efficient use of ZMOB for various types of image processing operations, including point and local operations, discrete transforms, geometric operations, and computation of image statistics. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Pipelined Pseudoparallel System Architecture for Real-Time Dynamic Scene Analysis

    Publication Year: 1982 , Page(s): 952 - 962
    Cited by:  Papers (9)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (3174 KB)  

    In this paper we introduce the concept of pseudoparallelism, in which the serial algorithm is partitioned into several noninteractive independent subtasks so that parallelism can be used within each subtask level. This approach is illustrated by applying it to a real-time dynamic scene analysis. Complete details of such a pseudoparallel architecture with an emphasis to avoid interprocessor communications have been worked out. Problems encountered in the course of designing such a system with a distributed operating system (no master control) have been outlined and necessary justifications have been provided. A scheme indicating various memory modules, processing elements, and their data-path requirements is included and ways to provide continuous flow of partitioned information in the form of a synchronized pipeline are described. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Content-Addressable Read/Write Memories for Image Analysis

    Publication Year: 1982 , Page(s): 963 - 968
    Cited by:  Papers (4)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (2162 KB)  

    Two common problems in image analysis are described—the region-labeling problem and the clustering problem. Both are shown to be instances of a search-and-rename problem which can be solved in parallel by a system architecture inherently suitable for VLSI implementation. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • PUMPS Architecture for Pattern Analysis and Image Database Management

    Publication Year: 1982 , Page(s): 969 - 983
    Cited by:  Papers (19)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (5144 KB)  

    The PUMPS architecture consists of P task processing units (TPU) which share a pool of special peripheral processors, VLSI functional units, and a common two-dimensional shared memory (SM) via a block transfer oriented interconnection network. A shared cache is provided between the TPU's and SM for efficient MIMD interprocessor communication. The SM is also connected via a backend database management network (BDMN) with distributed control to the file memories, which are disk-based database storage devices. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • PICCOLO Logic for a Picture Database Computer and Its Implementation

    Publication Year: 1982 , Page(s): 983 - 996
    Cited by:  Papers (2)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (4345 KB)  

    The logic named PICCOLO for a picture database computer and its implementation is presented. The logic is shown to have three major advantages. One advantage is that the computer design based on this logic can handle a universal variety of pictorial data structures. Another advantage is that a set of data generated by rules such as texture distribution rules is stored in the picture computer efficiently. The third advantage is that this logic can serve as the basis of a logic for parallel processing machines. For implementation of the logic, a new methodology named architecture engineering is introduced as an architecture/design oriented methodology. Implementation case studies show the usefulness of the methodology. Two implementations on an abstract machine that are also on a parallel LISP machine are reported. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • PICAP–A System Approach to Image Processing

    Publication Year: 1982 , Page(s): 997 - 1000
    Cited by:  Papers (4)  |  Patents (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (835 KB)  

    Image processing puts heavy demands on computational speed and storage space. The PICAP system of Linkoping University has been designed to meet these demands in an interactive image processing environment, utilizing state-of-the-art hardware and software components. PICAP is a multiuser system, and computational speed is achieved through parallelism at both global and local levels. A virtual image memory alleviates the problem of storage space. The users can invoke the PICAP facilities by means of a menu-based language or a general-purpose high-level language. The modular and open-ended architecture of PICAP makes it highly adaptive to future advances in both hardware and software technologies. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Systolic Processing and an Implementation for Signal and Image Processing

    Publication Year: 1982 , Page(s): 1000 - 1009
    Cited by:  Papers (20)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1727 KB)  

    Many signal and image processing applications impose a severe demand on the I/O bandwidth and computation power of general-purpose computers. The "systolic" concept offers guidelines in building cost-effective systems that balance I/O with computation. The resulting simplicity and regularity of such systems leads to modular designs suitable for VLSI implementation. We describe here a linear systolic array capable of evaluating a large class of inner-product functions used in signal and image processing. These include matrix multiplication, multidimensional convolutions using fixed or time-varying kernels, as well as various nonlinear functions of vectors. The system organization of a working prototype is also described. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Multimicroprocessor System for Real-Time Classification of Railroad Track Flaws

    Publication Year: 1982 , Page(s): 1009 - 1017
    Cited by:  Patents (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1771 KB)  

    A multiple microprocessor system is described which was developed for real-time detection and classification of railroad track flaws. Multiple processors were necessary to achieve the desired test vehicle velocity while maintaining the desired density (rate) of testing. The system is organized logically as a tree-structured pipeline of processing stages where the effective data rate from data input toward classification decision output is successively reduced as processing function potential is increased. A corresponding partitioning of the pattern recognition process was organized as a set of hierarchies, where successive patterns are modeled as regular probabilistic grammars and their recognizers implemented as finite state procedures. Interprocessor communications was achieved using shared (2-port) memories. A system prototype was designed and implemented, using real-time data from earlier work to ensure a performance level equivalent to a vehicle velocity of 40 km/h. The resulting system, while applied to a railroad track problem, is applicable to other real-time environments, with suitable parameterization. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Microprocessor-Based Office Image Processing System

    Publication Year: 1982 , Page(s): 1017 - 1022
    Cited by:  Papers (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1458 KB)  

    This paper presents a multiprocessor system architecture and the scheduling policies of the processors which can off-load a host computer in the image processing of office documents. The objective of this system is to provide extensive image processing capabilities at minimum cost and with an acceptable interactive response time. Multiprocessor system architecture, image partitioning strategies, image processing algorithm characteristics, performance modeling, and processor scheduling policies are investigated. A prototype multiprocessor image processing system has been built at the IBM San Jose Research Laboratory. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Comparing Serial Computers, Arrays, and Networks Using Measures of "Active Resources"

    Publication Year: 1982 , Page(s): 1022 - 1025
    Cited by:  Papers (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1046 KB)  

    This correspondence explores possible measures of the efficiency and power of a computer that will allow us to make meaningful comparisons not only between different traditional serial computers, but also between serial computers and parallel array and network computers. It attempts to apply "active resources" (e.g., gates, chip area) counts to compare prototypical examples of each of these general types. Active resources measures suggest that larger numbers of simpler computers, each with a small local memory, give the greatest throughput. The large SIMD arrays appear to be today's best examples of such systems. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design and Architectural Implications of a Spatial Information System

    Publication Year: 1982 , Page(s): 1025 - 1031
    Cited by:  Papers (2)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1621 KB)  

    Image analysis, at the higher levels, works with extracted regions and line segments and their properties, not with the original raster data. Thus, a spatial information system must be able to store points, lines, and areas as well as their properties and interrelationships. In a previous paper (Shapiro and Haralick [17]), we proposed for this purpose an entity-oriented relational database system. In this paper, we describe our first experimental spatial information system which employs these concepts to store and retrieve watershed data for a portion of the state of Virginia. We describe the logical and physical design of the system and discuss the architectural implications. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Call for Papers

    Publication Year: 1982 , Page(s): 1031
    Save to Project icon | Request Permissions | PDF file iconPDF (145 KB)  
    Freely Available from IEEE
  • IEEE Computer Society Publications

    Publication Year: 1982 , Page(s): 1031
    Save to Project icon | Request Permissions | PDF file iconPDF (196 KB)  
    Freely Available from IEEE
  • Call for Papers

    Publication Year: 1982 , Page(s): 1031
    Save to Project icon | Request Permissions | PDF file iconPDF (225 KB)  
    Freely Available from IEEE

Aims & Scope

The IEEE Transactions on Computers is a monthly publication with a wide distribution to researchers, developers, technical managers, and educators in the computer field.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Paolo Montuschi
Politecnico di Torino
Dipartimento di Automatica e Informatica
Corso Duca degli Abruzzi 24 
10129 Torino - Italy
e-mail: pmo@computer.org