Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Issue 6 • Date June 2006
Society Sponsor
Filter Results
Displaying Results 1 - 25 of 29
-
Table of contents
|
PDF (47 KB)
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems publication information
|
PDF (38 KB)
-
-
Synthesis of nonzero clock skew circuits
|
PDF (505 KB)
-
A theory of nondeterministic networks
|
PDF (358 KB)
-
Synthesis of quantum-logic circuits
|
PDF (251 KB)
-
-
Energy-aware task scheduling with task synchronization for embedded real-time systems
|
PDF (325 KB)
-
-
-
-
-
SILCA: SPICE-accurate iterative linear-centric analysis for efficient time-domain Simulation of VLSI circuits with strong parasitic couplings
|
PDF (749 KB)
-
-
-
Three-dimensional place and route for FPGAs
|
PDF (386 KB)
-
-
Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding
|
PDF (575 KB)
-
-
Concurrent error detection for involutional functions with applications in fault-tolerant cryptographic hardware design
|
PDF (398 KB)
-
Transparent DFT: a design for testability and test generation approach for synchronous sequential circuits
|
PDF (210 KB)
-
-
Statistical static timing analysis with conditional linear MAX/MIN approximation and extended canonical timing model
|
PDF (360 KB)
-
2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)
|
PDF (504 KB)
-
IEEE Biomedical Circuits and Systems Conference healthcare technology (BiOCAS 2006)
|
PDF (517 KB)
Aims & Scope
Contains articles on methods, algorithms, and human-machine interfaces for physical and logical design, including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, and documentation of integrated-circuit and systems designs of all complexities.
Meet Our Editors
Editor-in-Chief
Sachin Sapatnekar
University of Minnesota
Dept. of Electrical and Computer Engineering
4-174 Keller Hall, 200 Union Street SE
Minneapolis, MN 55455 55455 USA
sachin@umn.edu
