By Topic

IEE Proceedings E - Computers and Digital Techniques

Issue 3 • May 1988

Filter Results

Displaying Results 1 - 7 of 7
  • Timing macromodels for CMOS static set/reset latches and their applications

    Publication Year: 1988, Page(s):151 - 160
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (688 KB)

    Efficient timing macromodels for CMOS static NAND-type and NOR-type latches are developed, to compute analytically their signal timing under different input state transitions. The timing equations in the macromodels are derived from the effective dominant pole of the linearised large-signal equivalent circuit of a latch under the characteristic-waveform consideration. Through extensive comparisons... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • XPXM/C: a taxonomy of processor coupling techniques

    Publication Year: 1988, Page(s):173 - 180
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (904 KB)

    A well established but ad hoc set of interconnection structures, used in the classification of shared-memory multiprocessors, is developed into a simple orthogonal taxonomy of processor coupling techniques, 'XPXM', based on the multiplicity of simultaneously-active access paths between processors and memory modules. Channel modules are then introduced and used to define the corresponding 'XPXC' ta... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Superchip architecture for implementing large integrated systems

    Publication Year: 1988, Page(s):137 - 150
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1772 KB)

    The paper introduces an architecture embodied in a large silicon chip, or 'superchip', which can be tailored by the user to a specific system to perform a particular processing task. The methodology of system design using the superchip architecture is presented both at the top level of system organisation and at a lower level of system customisation, through a suite of supporting software. The sup... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • VLSI design for diminished-1 multiplication of integers modulo a Fermat number

    Publication Year: 1988, Page(s):161 - 164
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (412 KB)

    The paper presents two new multiplication algorithms for Fermat number transforms which have improved speed, and in which both the algorithm and the hardware circuitry are simplified. These advantages arise from the properties of the diminished-1 addition, which allow the need to generate a rather complicated initial state to be eliminated. Also, a number represented in the diminished-1 number sch... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Processor system for realtime video signal processing

    Publication Year: 1988, Page(s):181 - 187
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (744 KB)

    A 10 ns programmable signal processor system for realtime applications in video signal and image processing has been developed and realised. Up to six instructions can be processed in one operation cycle of 10 ns. The high data throughput is attained by pipeline-structure and parallel circuit design. Several program realisations using this processor system have demonstrated that realtime processin... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design, selection and implementation of a content-addressable memory for a VLSI CMOS chip architecture

    Publication Year: 1988, Page(s):165 - 172
    Cited by:  Papers (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (792 KB)

    The paper reports an investigation into the design constraints, trade-offs and implementation issues involved in the design of a large content-addressable memory (CAM) for a VLSI CMOS high-speed associative chip architecture: the single chip array processing element SCAPE associative parallel processor. It includes results from a study into determining the general electrical and physical character... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Industrial applications of computer vision since 1982

    Publication Year: 1988, Page(s):117 - 136
    Cited by:  Papers (12)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (2364 KB)

    During the past six years, the use of computer vision systems for industrial applications has become increasingly widespread. In the paper, the application of vision in this context is surveyed and reviewed, according to the principal current application areas of automated visual inspection and visually guided robotic manipulation. Additionally, recently published research and development work for... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

Published from 1980-1993, IEE Proceedings E contained significant and original contributions on computers, computing and digital techniques. It contained technical papers describing research and development work in all aspects of digital system-on-chip design and the testing of electronic and embedded systems, including the development of design automation tools. It was aimed at researchers, engineers and educators in the fields of computer and digital systems design and testing.

Full Aims & Scope